DS2431 Maxim, DS2431 Datasheet - Page 19

no-image

DS2431

Manufacturer Part Number
DS2431
Description
The DS2431 is a 1024-bit, 1-Wire® EEPROM chip organized as four memory pages of 256 bits each
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2431
Manufacturer:
DALLAS
Quantity:
5 860
Part Number:
DS2431
Quantity:
5 860
Part Number:
DS2431+
Manufacturer:
LT
Quantity:
12 200
Part Number:
DS2431+
Manufacturer:
Maxim
Quantity:
35 020
Company:
Part Number:
DS2431+
Manufacturer:
MAXIM
Quantity:
300
Part Number:
DS2431+
Manufacturer:
Maxim Integrated
Quantity:
38 600
Part Number:
DS2431+
Manufacturer:
MAXIM
Quantity:
620
Part Number:
DS2431+
Manufacturer:
MAXIM
Quantity:
5 000
Part Number:
DS2431+
Manufacturer:
MAXIM
Quantity:
5 000
Part Number:
DS2431+
Manufacturer:
MAXIM
Quantity:
10 000
Part Number:
DS2431+T&R
Manufacturer:
Maxim Integrated
Quantity:
5 199
Part Number:
DS2431+T&R
Manufacturer:
MAXIM
Quantity:
6 000
Part Number:
DS2431G+T&R
Manufacturer:
Maxim Integrated
Quantity:
267
Part Number:
DS2431G+U
Manufacturer:
MAXIM
Quantity:
2 000
Part Number:
DS2431G+U
Manufacturer:
Maxim Integrated
Quantity:
1 522
Part Number:
DS2431GA+T&R
Manufacturer:
Maxim Integrated
Quantity:
258
Part Number:
DS2431GB+T
Manufacturer:
MAXIM
Quantity:
3 000
In a 1-Wire environment, line termination is possible
only during transients controlled by the bus master
(1-Wire driver). 1-Wire networks, therefore, are suscep-
tible to noise of various origins. Depending on the
physical size and topology of the network, reflections
from end points and branch points can add up or can-
cel each other to some extent. Such reflections are visi-
ble as glitches or ringing on the 1-Wire communication
line. Noise coupled onto the 1-Wire line from external
sources can also result in signal glitching. A glitch dur-
ing the rising edge of a time slot can cause a slave
device to lose synchronization with the master and,
consequently, result in a Search ROM command com-
ing to a dead end or cause a device-specific function
command to abort. For better performance in network
applications, the DS2431 uses a new 1-Wire front-end,
which makes it less sensitive to noise.
The DS2431’s 1-Wire front-end differs from traditional
slave devices in three characteristics.
1) There is additional lowpass filtering in the circuit that
2) There is a hysteresis at the low-to-high switching
3) There is a time window specified by the rising edge
Figure 12. Noise Suppression Scheme
detects the falling edge at the beginning of a time
slot. This reduces the sensitivity to high-frequency
noise. This additional filtering does not apply at
overdrive speed.
threshold V
does not go below V
(Figure 12, Case A). The hysteresis is effective at
any 1-Wire speed.
hold-off time t
even if they extend below the V
V
PUP
V
TH
0V
Improved Network Behavior
V
TH
HY
(Switchpoint Hysteresis)
REH
. If a negative glitch crosses V
______________________________________________________________________________________
during which glitches are ignored,
TH
CASE A
- V
HY
, it is not recognized
TH
- V
HY
threshold
TH
t
t
REH
GL
but
1024-Bit, 1-Wire EEPROM
CASE B
Devices that have the parameters V
fied in their electrical characteristics use the improved
1-Wire front-end.
The DS2431 uses two different types of CRCs. One
CRC is an 8-bit type and is stored in the most signifi-
cant byte of the 64-bit ROM. The bus master can com-
pute a CRC value from the first 56 bits of the 64-bit
ROM and compare it to the value stored within the
DS2431 to determine if the ROM data has been
received error-free. The equivalent polynomial function
of this CRC is X
received in the true (noninverted) form. It is computed
at the factory and lasered into the ROM.
The other CRC is a 16-bit type, generated according to
the standardized CRC-16 polynomial function X
+ X
transfer when writing to or reading from the scratchpad.
In contrast to the 8-bit CRC, the 16-bit CRC is always
communicated in the inverted form. A CRC generator
inside the DS2431 chip (Figure 13) calculates a new 16-
bit CRC, as shown in the command flowchart (Figure 7).
The bus master compares the CRC value read from the
device to the one it calculates from the data and
decides whether to continue with an operation or to
reread the portion of the data with the CRC error.
With the Write Scratchpad command, the CRC is gen-
erated by first clearing the CRC generator and then
shifting in the command code, the target addresses
TA1 and TA2, and all the data bytes as they were sent
(Figure 12, Case B, t
or glitches that appear late after crossing the V
threshold and extend beyond the t
not be filtered out and are taken as the beginning of a
new time slot (Figure 12, Case C, t
2
+ 1. This CRC is used for fast verification of a data
8
+ X
t
REH
t
GL
5
GL
+ X
< t
CRC Generation
4
CASE C
REH
+ 1. This 8-bit CRC is
). Deep voltage drops
HY
GL
REH
and t
≥ t
REH
window can-
REH
).
16
speci-
+ X
19
TH
15

Related parts for DS2431