71M6541D Maxim, 71M6541D Datasheet - Page 77
![no-image](/images/no-image-200.jpg)
71M6541D
Manufacturer Part Number
71M6541D
Description
The 71M6541D/71M6541F/71M6541G/71M6542F/71M6542G are Teridian™ 4th-generation single-phase metering SoCs with a 5MHz 8051-compatible MPU core, low-power RTC with digital temperature compensation, flash memory, and LCD driver
Manufacturer
Maxim
Datasheet
1.71M6541D.pdf
(166 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
71M6541D-IGTR/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
- Current page: 77 of 166
- Download datasheet (3Mb)
SPI Flash Mode (SFM)
In normal operation, the SPI slave interface cannot read or write the flash memory. However, the
71M6541D/F/G and 71M6542F/G support an SPI Flash Mode (SFM) which facilitates initial programming
of the flash memory. When in SFM mode, the SPI can erase, read, and write the flash memory. Other
memory elements such as XRAM and I/O RAM are not accessible in this mode. In order to protect the
flash contents, several operations are required before the SFM mode is successfully invoked.
In SFM mode, n byte reads and dual-byte writes to flash memory are supported. See the
description on Page
based on a two-byte word, the initial address must always be even. Data is written to the 16-bit flash
memory bus after the odd word is written.
In SFM mode, the MPU is completely halted. For this reason, the interrupt feature described in the SPI
Transaction section above is not available in SFM mode. The 71M6541D/F/G and 71M6542F/G must be
reset by the WD timer or by the RESET pin in order to exit SFM mode.
Invoking SFM
The following conditions must be met prior to invoking SFM:
•
•
•
•
•
The I/O RAM registers SFMM (I/O RAM 0x2080) and SFMS (I/O RAM 0x2081) are used to invoke SFM. Only
the SPI interface has access to these two registers. This eliminates an indirect path from the MPU for
disabling the watchdog. SFMM and SFMS need to be written to in sequence in order to invoke SFM. This
sequential write process prevents inadvertent entering of SFM.
The sequence for invoking SFM is:
•
•
Rev 2
Pin ICE_E = 1. This disables the watchdog and adds another layer of protection against inadvertent
Flash corruption.
The external power source (V3P3SYS, V3P3A) is at the proper level (> 3.0 VDC).
PREBOOT = 0 (SFR 0xB2[7]). This validates the state of the SECURE bit (SFR 0xB2[6]).
SECURE = 0. This I/O RAM register indicates that SPI secure mode is not enabled. Operations are
limited to SFM Mass Erase mode if the SECURE bit = 1 (Flash read back is not allowed in Secure mode).
FLSH_UNLOCK[3:0] (I/O RAM 0x2702[7:4]) = 0010.
First, write to the SFMM (I/O RAM 0x2080) register. The value written to this register defines the SFM
mode.
Next, write 0x96 to the SFMS (I/O RAM 0x2081) register. This action invokes SFM provided that the
previous write operation to SFMM met the requirements. Writing any other pattern to this register does
not invoke SFM. Additionally, any write operations to this register automatically reset the previously
written SFMM register values to zero.
o
o
o
0xD1: Mass Erase mode. A Flash Mass erase cycle is invoked upon entering SFM.
0x2E: Flash Read back mode. SFM is entered for Flash read back purposes. Flash writes
are not be blocked and it is up to the user to guarantee that only previously unwritten
locations are written. This mode is not accessible when SPI secure mode is set.
SFM is not invoked if any other pattern is written to the SFMM register.
73
for the format of read and write commands. Since the flash write operation is always
71M6541D/F/G and 71M6542F/G Data Sheet
SPI Transactions
77
Related parts for 71M6541D
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DS5250](/images/no-image3.png)
Part Number:
Description:
The DS5250 is a highly secure, four clocks-per-machine cycle, 100% 8051-instruction-set-compatible microprocessor in Maxim's secure microcontroller family
Manufacturer:
Maxim
Datasheet:
![MAX9263](/images/no-image3.png)
Part Number:
Description:
The MAX9263/MAX9264 chipset extends Maxim's gigabit multimedia serial link (GMSL) technology to include high-bandwidth digital content protection (HDCP) encryption for content protection of DVD and Blu-ray™ video and audio data
Manufacturer:
Maxim
![MXL1016](/images/no-image3.png)
Part Number:
Description:
The Maxim MXL1016 (10ns, typ) high-speed, complementary-output comparator is designed specifically to
interface directly to TTL logic while operating from
either a dual ±5V supply or a single +5V supply
Manufacturer:
Maxim
Datasheet:
![DG300A](/images/no-image3.png)
Part Number:
Description:
Maxim's DG300–DG303 and DG300A–DG303A CMOS dual and quad analog switches combine low power operation with fast switching times and superior DC and AC switch characteristics
Manufacturer:
Maxim
Datasheet:
![DG301A](/images/no-image3.png)
Part Number:
Description:
Maxim's DG300–DG303 and DG300A–DG303A CMOS dual and quad analog switches combine low power operation with fast switching times and superior DC and AC switch characteristics
Manufacturer:
Maxim
Datasheet:
![DG302A](/images/no-image3.png)
Part Number:
Description:
Maxim's DG300–DG303 and DG300A–DG303A CMOS dual and quad analog switches combine low power operation with fast switching times and superior DC and AC switch characteristics
Manufacturer:
Maxim
Datasheet:
![DG303A](/images/no-image3.png)
Part Number:
Description:
Maxim's DG300–DG303 and DG300A–DG303A CMOS dual and quad analog switches combine low power operation with fast switching times and superior DC and AC switch characteristics
Manufacturer:
Maxim
Datasheet:
![DG401](/images/no-image3.png)
Part Number:
Description:
Maxim's redesigned DG401/DG403/DG405 analog switches now feature guaranteed low on-resistance matching between switches (2Ω max) and guaranteed on-resistance flatness over the signal range (3Ω max)
Manufacturer:
Maxim
Datasheet:
![DG403](/images/no-image3.png)
Part Number:
Description:
Maxim's redesigned DG401/DG403/DG405 analog switches now feature guaranteed low on-resistance matching between switches (2Ω max) and guaranteed on-resistance flatness over the signal range (3Ω max)
Manufacturer:
Maxim
Datasheet:
![DG405](/images/no-image3.png)
Part Number:
Description:
Maxim's redesigned DG401/DG403/DG405 analog switches now feature guaranteed low on-resistance matching between switches (2Ω max) and guaranteed on-resistance flatness over the signal range (3Ω max)
Manufacturer:
Maxim
Datasheet:
![DG406](/images/no-image3.png)
Part Number:
Description:
Maxim's redesigned DG406 and DG407 CMOS analog multiplexers now feature guaranteed matching between channels (8Ω max) and flatness over the specified signal range (9Ω max)
Manufacturer:
Maxim
Datasheet:
![DG407](/images/no-image3.png)
Part Number:
Description:
Maxim's redesigned DG406 and DG407 CMOS analog multiplexers now feature guaranteed matching between channels (8Ω max) and flatness over the specified signal range (9Ω max)
Manufacturer:
Maxim
Datasheet:
![DG408](/images/no-image3.png)
Part Number:
Description:
Maxim's redesigned DG408 and DG409 CMOS analog multiplexers now feature guaranteed matching between channels (8Ω max) and flatness over the specified signal range (9Ω max)
Manufacturer:
Maxim
Datasheet:
![DG409](/images/no-image3.png)
Part Number:
Description:
Maxim's redesigned DG408 and DG409 CMOS analog multiplexers now feature guaranteed matching between channels (8Ω max) and flatness over the specified signal range (9Ω max)
Manufacturer:
Maxim
Datasheet:
![DG411](/images/no-image3.png)
Part Number:
Description:
Maxim's redesigned DG411/DG412/DG413 analog switches now feature low on-resistance matching between switches (3Ω max) and guaranteed on-resistance flatness over the signal range (Δ4Ω max)
Manufacturer:
Maxim
Datasheet: