74LVC3G07GM,125 NXP Semiconductors, 74LVC3G07GM,125 Datasheet - Page 8
![IC BUFFER TRPL OP/DRAIN 8XQFN](/photos/6/92/69269/8-xqfn_sml.jpg)
74LVC3G07GM,125
Manufacturer Part Number
74LVC3G07GM,125
Description
IC BUFFER TRPL OP/DRAIN 8XQFN
Manufacturer
NXP Semiconductors
Series
74LVCr
Datasheet
1.74LVC3G07DC125.pdf
(21 pages)
Specifications of 74LVC3G07GM,125
Package / Case
8-XQFN
Logic Type
Buffer/Line Driver, Non-Inverting with Open Drain
Number Of Elements
3
Number Of Bits Per Element
1
Current - Output High, Low
32mA, 32mA
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Logic Family
LVC
Number Of Channels Per Chip
3
Polarity
Non-Inverting
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.65 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Input Bias Current (max)
40 uA
Low Level Output Current
32 mA
Minimum Operating Temperature
- 40 C
Output Type
Open Drain
Propagation Delay Time
2.3 ns (Typ) @ 2.7 V or 2.1 ns (Typ) @ 3.3 V or 1.5 ns (Typ) @ 5 V
Number Of Lines (input / Output)
3 / 3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
74LVC3G07GM-G
74LVC3G07GM-G
935277246125
74LVC3G07GM-G
935277246125
NXP Semiconductors
11. Dynamic characteristics
Table 8.
Voltages are referenced to GND (ground = 0 V). For test circuit see
[1]
[2]
[3]
12. Waveforms
74LVC3G07
Product data sheet
Symbol Parameter
t
C
pd
Fig 8.
PD
Typical values are measured at T
t
C
P
f
f
C
V
N = number of inputs switching;
Σ(C
pd
i
o
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
× V
Measurement points are given in
V
The input (nA) to output (nY) propagation delays
propagation delay nA to nY; see
power dissipation
capacitance
PD
OL
Dynamic characteristics
CC
× V
2
is the typical output voltage drop that occur with the output load.
× f
CC
o
2
) = sum of outputs.
× f
PLZ
i
× N + Σ(C
and t
PZL
Conditions
V
L
.
I
nA input
nY output
V
V
V
V
V
× V
= GND to V
amb
CC
CC
CC
CC
CC
CC
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 2.7 V
= 3.0 V to 3.6 V
= 4.5 V to 5.5 V
= 25 °C and V
2
× f
GND
Table
V
V
CC
OL
o
V
All information provided in this document is subject to legal disclaimers.
) where:
I
Figure 8
CC
9.
; V
CC
CC
V
Rev. 7 — 9 August 2010
M
= 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
= 3.3 V
t
PLZ
D
in μW).
V
X
[2]
[3]
Figure
Min
1.0
0.5
1.0
0.5
0.5
-
−40 °C to +85 °C
9.
V
Typ
t
M
PZL
2.9
1.7
2.3
2.1
1.5
6.5
Triple buffer with open-drain output
[1]
V
M
mna528
Max
6.7
4.3
4.2
3.7
2.9
-
74LVC3G07
−40 °C to +125 °C Unit
Min
1.0
0.5
1.0
0.5
0.5
-
© NXP B.V. 2010. All rights reserved.
Max
8.4
5.5
5.3
4.7
3.7
-
8 of 21
pF
ns
ns
ns
ns
ns