AT91SAM9M10 ATMEL Corporation, AT91SAM9M10 Datasheet - Page 48

no-image

AT91SAM9M10

Manufacturer Part Number
AT91SAM9M10
Description
At91 Arm Thumb-based Microcontrollers
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM9M10-CU
Manufacturer:
Atmel
Quantity:
996
Part Number:
AT91SAM9M10-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM9M10-G45-EK
Manufacturer:
INFINEON
Quantity:
10 000
Part Number:
AT91SAM9M10-G45-EK
Manufacturer:
Atmel
Quantity:
135
Part Number:
AT91SAM9M10B-CU
Manufacturer:
FOXCONN
Quantity:
6 700
Part Number:
AT91SAM9M10B-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM9M10C-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM9M10C-CU-999
Manufacturer:
Atmel
Quantity:
10 000
10. Embedded Peripherals
10.1
10.2
10.3
48
Serial Peripheral Interface (SPI)
Two Wire Interface (TWI)
Universal Synchronous Asynchronous Receiver Transmitter (USART)
AT91SAM9M10
• Supports communication with serial external devices
• Master or slave serial peripheral bus interface
• Very fast transfers supported
• Compatibility with standard two-wire serial memory
• One, two or three bytes for slave address
• Sequential read/write operations
• Supports either master or slave modes
• Compatible with Standard Two-wire Serial Memories
• Master, Multi-master and Slave Mode Operation
• Bit Rate: Up to 400 Kbits
• General Call Supported in Slave mode
• Connection to Peripheral DMA Controller (PDC) Channel Capabilities Optimizes Data
• Programmable Baud Rate Generator
• 5- to 9-bit full-duplex synchronous or asynchronous serial communications
Transfers in Master Mode Only
– Four chip selects with external decoder support allow communication with up to 15
– Serial memories, such as DataFlash and 3-wire EEPROMs
– Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and
– External co-processors
– 8- to 16-bit programmable data length per chip select
– Programmable phase and polarity per chip select
– Programmable transfer delays between consecutive transfers and between clock
– Programmable delay between consecutive transfers
– Selectable mode fault detection
– Transfers with baud rates up to MCK
– The chip select line may be left active to speed up transfers on the same device
– One Channel for the Receiver, One Channel for the Transmitter
– Next Buffer Support
– 1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode
– Parity generation and error detection
– Framing error detection, overrun error detection
– MSB- or LSB-first
peripherals
Sensors
and data per chip select
6355AS–ATARM–06-Jan-10

Related parts for AT91SAM9M10