XC3S50A Xilinx Corp., XC3S50A Datasheet - Page 27

no-image

XC3S50A

Manufacturer Part Number
XC3S50A
Description
Spartan-3a Fpga Family Data Sheet
Manufacturer
Xilinx Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S50A
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S50A-4FT256C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S50A-4FT256C
Manufacturer:
XILINX
0
Part Number:
XC3S50A-4FT256I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S50A-4FT256I
Manufacturer:
XILINX
0
Part Number:
XC3S50A-4FTG256C
Manufacturer:
MOSEL
Quantity:
3
Part Number:
XC3S50A-4FTG256C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S50A-4FTG256C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC3S50A-4FTG256C
Quantity:
1 080
Part Number:
XC3S50A-4FTG256I
Manufacturer:
XILINX
Quantity:
152
Part Number:
XC3S50A-4TQG100C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Input Timing Adjustments
Table 22:
DS529-3 (v1.5) July 10, 2007
Product Specification
LVCMOS25 to the Following
Single-Ended Standards
LVTTL
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
PCI33_3
PCI66_3
PCIX
HSTL_I
HSTL_III
HSTL_I_18
HSTL_II_18
HSTL_III_18
SSTL18_I
SSTL18_II
SSTL2_I
SSTL2_II
SSTL3_I
SSTL3_II
Convert Input Time from
Signal Standard
(IOSTANDARD)
Input Timing Adjustments by IOSTANDARD
R
Adjustment Below
0.62
0.54
0.83
0.60
0.31
0.41
0.41
0.41
0.72
0.77
0.69
0.69
0.79
0.71
0.71
0.68
0.68
0.78
0.78
-5
Speed Grade
0
Add the
0.63
0.54
0.83
0.60
0.31
0.41
0.41
0.41
0.72
0.77
0.69
0.69
0.79
0.71
0.71
0.68
0.68
0.78
0.78
-4
0
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
www.xilinx.com
Table 22:
Notes:
1.
2.
LVCMOS25 to the Following
Differential Standards
LVDS_25
LVDS_33
BLVDS_25
MINI_LVDS_25
MINI_LVDS_33
LVPECL_25
LVPECL_33
RSDS_25
RSDS_33
TMDS_33
PPDS_25
PPDS_33
DIFF_HSTL_I_18
DIFF_HSTL_II_18
DIFF_HSTL_III_18
DIFF_HSTL_I
DIFF_HSTL_III
DIFF_SSTL18_I
DIFF_SSTL18_II
DIFF_SSTL2_I
DIFF_SSTL2_II
DIFF_SSTL3_I
DIFF_SSTL3_II
Convert Input Time from
The numbers in this table are tested using the methodology
presented in
set forth in
These adjustments are used to convert input path times originally
specified for the LVCMOS25 standard to times that correspond to
other signal standards.
Signal Standard
(IOSTANDARD)
Input Timing Adjustments by IOSTANDARD
Table
Table 26
8,
Table
DC and Switching Characteristics
and are based on the operating conditions
11, and
Adjustment Below
0.76
0.79
0.79
0.78
0.79
0.78
0.79
0.79
0.77
0.79
0.79
0.79
0.74
0.72
1.05
0.72
1.05
0.71
0.71
0.74
0.75
1.06
1.06
-5
Speed Grade
Table
Add the
13.
0.76
0.79
0.79
0.78
0.79
0.78
0.79
0.79
0.77
0.79
0.79
0.79
0.74
0.72
1.05
0.72
1.05
0.71
0.71
0.74
0.75
1.06
1.06
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
27

Related parts for XC3S50A