MC56F8347 Freescale Semiconductor, Inc, MC56F8347 Datasheet - Page 97
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
MC56F8347
Manufacturer Part Number
MC56F8347
Description
56f8300 16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC56F8347.pdf
(172 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC56F8347MPYE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC56F8347VPYE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MC56F8347VPYE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8347VPYE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC56F8347VVFE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
5.6.14.2
The upper five bits of the vector address used for Fast Interrupt 0. This register is combined with FIVAL0
to form the 21-bit vector address for Fast Interrupt 0 defined in the FIM0 register.
5.6.15
5.6.15.1
This bit field is reserved or not implemented. It is read as 0, but cannot be modified by writing.
5.6.15.2
This value determines which IRQ will be a Fast Interrupt 1. Fast interrupts vector directly to a service
routine based on values in the Fast Interrupt Vector Address registers without having to go to a jump table
first; see
occur if a fast interrupt vector is set to any other priority. Fast interrupts automatically become the
highest-priority level 2 interrupt, regardless of their location in the interrupt table, prior to being declared
as fast interrupt. Fast Interrupt 0 has priority over Fast Interrupt 1. To determine the vector number of each
IRQ, refer to
5.6.16
5.6.16.1
The lower 16 bits of vector address are used for Fast Interrupt 1. This register is combined with FIVAH1
to form the 21-bit vector address for Fast Interrupt 1 defined in the FIM1 register.
5.6.17
Freescale Semiconductor
Preliminary
Base + $10
Base + $E
Base + $F
RESET
RESET
RESET
Write
Write
Write
Read
Read
Read
Part
Fast Interrupt 1 Match Register (FIM1)
Fast Interrupt 1 Vector Address Low Register (FIVAL1)
Fast Interrupt 1 Vector Address High Register (FIVAH1)
Fast Interrupt 0 Vector Address High (FIVAH0)—Bits 4–0
Reserved—Bits 15–7
Fast Interrupt 1 Vector Number (FAST INTERRUPT 1)—Bits 6–0
Fast Interrupt 1 Vector Address Low (FIVAL1)—Bits 15–0
Figure 5-19 Fast Interrupt 1 Vector Address High Register (FIVAH1)
Figure 5-18 Fast Interrupt 1 Vector Address Low Register (FIVAL1)
Table
5.3.3. IRQs used as fast interrupts must be set to priority level 2. Unexpected results will
15
15
15
0
0
0
0
0
4-5.
Figure 5-17 Fast Interrupt 1 Match Register (FIM1)
14
14
14
0
0
0
0
0
13
13
13
0
0
0
0
0
12
12
12
0
0
0
0
0
56F8347 Technical Data, Rev.11
11
11
11
0
0
0
0
0
10
10
10
0
0
0
0
0
VECTOR ADDRESS LOW
9
0
0
9
0
9
0
0
FAST INTERRUPT 1
8
0
0
8
0
8
0
0
7
7
7
0
0
0
0
0
6
6
6
0
0
0
0
5
0
5
0
5
0
0
FAST INTERRUPT 1
4
4
4
0
0
0
VECTOR ADDRESS HIGH
FAST INTERRUPT 1
3
3
3
0
0
0
2
0
2
0
2
0
Register Descriptions
1
0
1
0
1
0
0
0
0
0
0
0
97