HT45R35V Holtek Semiconductor Inc., HT45R35V Datasheet - Page 10

• Manufacturer Part Number: HT45R35V
• Description: C/r To F Type 8-bit Otp Mcu
• Manufacturer: Holtek Semiconductor Inc.

by a return instruction, RET or RETI, the program counter
is restored to its previous value from the stack. After a de-
vice reset, the stack pointer will point to the top of the
stack.
If the stack is full and a non-masked interrupt takes
place, the interrupt request flag will be recorded but the
acknowledgment will be inhibited. When the stack
pointer is decremented, by RET or RETI, the interrupt
will be serviced. This feature prevents stack overflow al-
lowing the programmer to use the structure more easily.
In a similar case, if the stack is full and a CALL is sub-
sequently executed, stack overflow occurs and the first
entry will be lost as only the most recent 4 return ad-
dresses are stored.
Data Memory - RAM
The data memory has a capacity of 146 8 bits. The data
memory is divided into two functional groups: special func-
tion registers and general purpose data memory (120 8).
Most are read/write, but some are read only. The general
purpose data memory, addressed from 28H to 7FH at
Bank 0 and from 40H to 5FH at Bank 1, is used for data
and control information under instruction commands.
All of the data memory areas can handle arithmetic,
logic, increment, decrement and rotate operations di-
rectly. Except for some dedicated bits, each bit in the
data memory can be set and reset by the SET [m].i
and CLR [m].i bit manipulation instructions. They are
also indirectly accessible through the memory pointer
registers (MP0;01H, MP1;02H).
Bank 1 must be addressed indirectly using the memory
pointer MP1 and the indirect addressing register IAR1.
Any direct addressing or any indirect addressing using
MP0 and IAR0 will always result in data from Bank 0 be-
ing accessed.
Indirect Addressing Register
The method of indirect addressing allows data manipu-
lation using memory pointers instead of the usual direct
memory addressing method where the actual memory
address is defined. Any action on the indirect address-
ing registers will result in corresponding read/write oper-
ations to the memory location specified by the
corresponding memory pointers. This device contains
two indirect addressing registers known as IAR0 and
IAR1 and two memory pointers MP0 and MP1. Note that
these indirect addressing registers are not physically
implemented and that reading the indirect addressing
registers indirectly will return a result of 00H and writ-
ing to the registers indirectly will result in no operation.
The two memory pointers, MP0 and MP1, are physically
implemented in the data memory and can be manipu-
lated in the same way as normal registers providing a
convenient way with which to address and track data.
When any operation to the relevant indirect addressing
Rev. 1.00
10
registers is carried out, the actual address that the
microcontroller is directed to is the address specified by
the related memory pointer.
Bit 7 of the memory pointers are not implemented. How-
ever, it must be noted that when the memory pointers in
this device is read, a value of 1 will be read.
RAM Mapping
January 15, 2009
HT45R35V