DSPIC33FJ64MC508 Microchip Technology Inc., DSPIC33FJ64MC508 Datasheet - Page 70

no-image

DSPIC33FJ64MC508

Manufacturer Part Number
DSPIC33FJ64MC508
Description
High-performance, 16-bit Digital Signal Controllers
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC33FJ64MC508-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC33FJ64MC508-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC33FJ64MC508A-E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC33FJ64MC508A-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC33FJ64MC508A-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
DSPIC33FJ64MC508A-I/PT
Quantity:
17
Part Number:
DSPIC33FJ64MC508AT-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC33FJ64MC508AT-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC33FJ64MC508T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC33FJ64MC508T-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
dsPIC33FJXXXMCX06/X08/X10 MOTOR CONTROL FAMILY
4.2
The dsPIC33FJXXXMCX06/X08/X10 Motor Control
Family Flash program memory array is organized into
rows of 64 instructions or 192 bytes. RTSP allows the
user to erase a page of memory at a time, which con-
sists of eight rows (512 instructions), and to program
one row or one word at a time. Table 25-12 shows typ-
ical erase and programming times. The 8-row erase
pages and single-row write rows are edge-aligned,
from the beginning of program memory, on boundaries
of 1536 bytes and 192 bytes, respectively.
The program memory implements holding buffers that
can contain 64 instructions of programming data. Prior
to the actual programming operation, the write data
must be loaded into the buffers in sequential order. The
instruction words loaded must always be from a group
of 64 boundary.
The basic sequence for RTSP programming is to set up
a Table Pointer, then do a series of TBLWT instructions
to load the buffers. Programming is performed by
setting the control bits in the NVMCON register. A total
of 64 TBLWTL and TBLWTH instructions are required
to load the instructions.
All of the table write operations are single-word writes
(two instruction cycles), because only the buffers are
written.
programming each row.
DS70287A-page 68
RTSP Operation
A
programming
cycle
is
required
for
4.3
There are two SFRs used to read and write the
program Flash memory: NVMCON and NVMKEY.
The NVMCON register (Register 4-1) controls which
blocks are to be erased, which memory type is to be
programmed and the start of the programming cycle.
NVMKEY is a write-only register that is used for write
protection. To start a programming or erase sequence,
the user must consecutively write 55h and AAh to the
NVMKEY register. Refer to Section 4.4
details.
4.4
A complete programming sequence is necessary for
programming or erasing the internal Flash in RTSP
mode. A programming operation is nominally 4 ms in
duration, and the processor stalls (waits) until the
operation
(NVMCON<15>) starts the operation; the WR bit is
automatically cleared when the operation is finished.
Control Registers
Programming Operations
is
finished.
© 2007 Microchip Technology Inc.
Setting
the
for further
WR
bit

Related parts for DSPIC33FJ64MC508