PDU14F Data Delay Devices, Inc., PDU14F Datasheet

no-image

PDU14F

Manufacturer Part Number
PDU14F
Description
4-bit Programmable Delay Line
Manufacturer
Data Delay Devices, Inc.
Datasheet
4-BIT PROGRAMMABLE
DELAY LINE
(SERIES PDU14F)
FEATURES
FUNCTIONAL DESCRIPTION
The PDU14F-series device is a 4-bit digitally programmable delay line.
The delay, TD
depends on the address code (A3-A0) according to the following formula:
where A is the address code, T
and TD
specified by the dash number of the device and can range from 0.5ns through 100ns, inclusively. The
enable pins (EN/) are held LOW during normal operation. These pins must always be in the same state
and may be tied together externally. When these signals are brought HIGH, OUT and OUT/ are forced
into LOW and HIGH states, respectively. The address is not latched and must remain asserted during
normal operation.
SERIES SPECIFICATIONS
Doc #97002
1/13/97
1997 Data Delay Devices
Digitally programmable in 16 delay steps
Monotonic delay-versus-address variation
Two separate outputs: inverting & non-inverting
Precise and stable delays
Input & outputs fully TTL interfaced & buffered
10 T
Fits standard 24-pin DIP socket
Auto-insertable
Total programmed delay tolerance: 5% or 1ns,
Inherent delay (TD
Setup time and propagation delay:
Operating temperature: 0 to 70 C
Temperature coefficient: 100PPM/ C (excludes TD
Supply voltage V
Supply current:
Minimum pulse width: 10% of total delay
0
TD
Address to input setup (T
Disable to output delay (T
2
is the inherent delay of the device. The incremental delay is
L fan-out capability
A
= TD
A
, from the input pin (IN) to the output pins (OUT, OUT/)
0
+ T
CC
I
I
0
CCH
CCL
INC
: 5VDC
): 9ns typical (OUT)
8ns typical (OUT/)
= 30ma
* A
= 74ma
INC
3 Mt. Prospect Ave. Clifton, NJ 07013
whichever is greater
is the incremental delay of the device,
5%
AIS
DISO
DATA DELAY DEVICES, INC.
):
): 6ns typ. (OUT)
5ns
OUT/
GND
GND
GND
0
OUT
)
EN/
N/C
N/C
N/C
N/C
EN/
IN
PDU14F-.5
PDU14F-1
PDU14F-2
PDU14F-3
PDU14F-4
PDU14F-5
PDU14F-10
PDU14F-15
PDU14F-20
PDU14F-30
PDU14F-40
PDU14F-50
PDU14F-100
NOTE: Any dash number between .5 and 100 not
DASH NUMBER SPECIFICATIONS
Number
1
2
3
4
5
6
7
8
9
10
11
12
Part
shown is also available.
24
23
22
21
20
19
18
17
16
15
14
13
PACKAGES
VCC
A0
A1
A2
VCC
N/C
N/C
N/C
VCC
A3
N/C
N/C
Incremental Delay
data
delay
devices,
Per Step (ns)
PIN DESCRIPTIONS
IN
OUT Non-inverted Output
OUT/ Inverted Output
A0-A3 Address Bits
EN/
VCC +5 Volts
GND Ground
100
10
15
20
30
40
50
3
4
5
.5
1
2
1.0
1.0
1.0
PDU14F-xx
PDU14F-xxA4
PDU14F-xxB4
PDU14F-xxM
PDU14F-xxMC4
.5
.5
1.5
1.5
2.0
3.0
4.0
5.0
10.0
.3
Delay Line Input
Output Enable
DIP
Gull-Wing
J-Lead
Military DIP
Military Gull-Wing
Change (ns)
1,500
Total Delay
225
300
450
600
750
150
7.5
3
15
30
45
60
75
PDU14F
inc.
1.0
1.5
2.3
3.0
3.8
11.3
15.0
22.5
30.0
37.5
1.0
7.5
75.0
1

Related parts for PDU14F

PDU14F Summary of contents

Page 1

... T L fan-out capability Fits standard 24-pin DIP socket Auto-insertable FUNCTIONAL DESCRIPTION The PDU14F-series device is a 4-bit digitally programmable delay line. The delay from the input pin (IN) to the output pins (OUT, OUT/) A depends on the address code (A3-A0) according to the following formula: TD ...

Page 2

... PDU14F ADDRESS UPDATE The PDU14F is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1. After the last signal edge to be delayed has appeared on the OUT pin, a minimum time, ...

Page 3

... MAX 2.5 3.4 OH 0. 0.1 IHH -0 -60 -150 OS 25 12.5 DATA DELAY DEVICES, INC. PDU14F TYP UNITS 15 T INC 9.0 ns 1 UNITS NOTES sec UNITS NOTES V V ...

Page 4

... MAX. Commercial Gull-Wing (PDU14F-xxA4) .280 MAX. .020 TYP .010 .002 .110 .350 1.100 MAX. 1.290 MAX. Commercial J-Lead (PDU14F-xxB4) .020 TYP .012 TYP. .090 .300 1.100 TYP. 1.280 .020 Military Gull-Wing (PDU14F-xxMC4) DATA DELAY DEVICES, INC ...

Page 5

... Mt. Prospect Ave. Clifton, NJ 07013 TEST CONDITIONS OUTPUT Load load 0.1V Threshold: 0.1V PRINTER COMPUTER SYSTEM REF OUT IN TEST (DUT) TRIG Test Setup PER IN T FALL 2.4V 1. 1.5V 1.5V DATA DELAY DEVICES, INC. PDU14F 1 FAST-TTL Gate 5pf 10% 1.5V (Rising & Falling) TIME INTERVAL COUNTER ...

Related keywords