PDU1032H Data Delay Devices, Inc., PDU1032H Datasheet

no-image

PDU1032H

Manufacturer Part Number
PDU1032H
Description
5-bit, Ecl-interfaced Programmable Delay Line
Manufacturer
Data Delay Devices, Inc.
Datasheet
5-BIT, ECL-INTERFACED
PROGRAMMABLE DELAY LINE
(SERIES PDU1032H)
FEATURES
FUNCTIONAL DESCRIPTION
The PDU1032H-series device is a 5-bit digitally programmable delay line.
The delay, TD
on the address code (A4-A0) according to the following formula:
where A is the address code, T
and TD
specified by the dash number of the device and can range from 0.5ns through 20ns, inclusively. The
enable pin (ENB) is held LOW during normal operation. When this signal is brought HIGH, OUT is forced
into a LOW state. The address is not latched and must remain asserted during normal operation.
SERIES SPECIFICATIONS
2003 Data Delay Devices
Doc #97045
2/25/03
Digitally programmable in 32 delay steps
Monotonic delay-versus-address variation
Precise and stable delays
Input & outputs fully 10KH-ECL interfaced &
buffered
Fits 32-pin DIP socket
Total programmed delay tolerance: 5% or 2ns,
Inherent delay (TD
Setup time and propagation delay:
Operating temperature: 0° to 70° C
Temperature coefficient: 100PPM/°C (excludes TD
Supply voltage V
Power Dissipation: 615mw typical (no load)
Minimum pulse width: 20% of total delay
0
TD
Address to input setup (T
Disable to output delay (T
is the inherent delay of the device. The incremental delay is
A
= TD
A
, from the input pin (IN) to the output pin (OUT) depends
0
+ T
EE
0
: -5VDC ± 5%
INC
): 5.5ns typical for dash numbers
* A
up to 5, greater for larger #’s
INC
whichever is greater
3 Mt. Prospect Ave. Clifton, NJ 07013
is the incremental delay of the device,
AIS
DISO
DATA DELAY DEVICES, INC.
):
): 1.7ns typical
3.6ns
PDU1032H-xx
PDU1032H-xxM Mil DIP
0
)
GND
GND
ENB
VEE
VEE
A0
A3
IN
PDU1032H-.5
PDU1032H-1
PDU1032H-2
PDU1032H-3
PDU1032H-4
PDU1032H-5
PDU1032H-6
PDU1032H-8
PDU1032H-10
PDU1032H-12
PDU1032H-15
PDU1032H-20
NOTE: Any dash number between .5 and 20
DASH NUMBER SPECIFICATIONS
1
2
7
8
9
11
15
16
Number
Part
32
31
26
25
24
17
DIP
not shown is also available.
GND
OUT
A1
A2
GND
A4
PACKAGES
Incremental Delay
PIN DESCRIPTIONS
IN
OUT Signal Output
A0-A4 Address Bits
ENB
VEE
GND Ground
PDU1032H-xxC5
PDU1032H-xxMC5 Mil SMD
GND
GND
GND
OUT
ENB
ENB
ENB
Per Step (ns)
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
IN
10.0 ± 1.5
12.0 ± 1.5
15.0 ± 1.5
20.0 ± 2.0
0.5 ± 0.3
1.0 ± 0.5
2.0 ± 0.5
3.0 ± 1.0
4.0 ± 1.0
5.0 ± 1.0
6.0 ± 1.0
8.0 ± 1.0
Signal Input
Output Enable
-5 Volts
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
PDU1032H
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
SMD
Delay (ns)
248 ± 12.4
310 ± 15.5
372 ± 18.6
465 ± 23.2
620 ± 31.0
15.5 ± 2.0
NC
NC
A2
A1
VEE
A0
NC
NC
A4
VEE
A3
NC
NC
NC
NC
NC
NC
NC
VEE
NC
124 ± 6.2
155 ± 7.8
186 ± 9.3
31 ± 2.0
62 ± 3.1
93 ± 4.6
Total
1

Related parts for PDU1032H

PDU1032H Summary of contents

Page 1

... Input & outputs fully 10KH-ECL interfaced & buffered • Fits 32-pin DIP socket FUNCTIONAL DESCRIPTION The PDU1032H-series device is a 5-bit digitally programmable delay line. The delay from the input pin (IN) to the output pin (OUT) depends A on the address code (A4-A0) according to the following formula: ...

Page 2

... PDU1032H ADDRESS UPDATE The PDU1032H is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1. After the last signal edge to be delayed has appeared on the OUT pin, a minimum time required before the address lines can change ...

Page 3

... LEAD (0C to 75C) MIN TYP MAX V -1.020 -0.735 OH V -1.950 -1.600 OL V -1.070 IH V -1.480 IL I 475 IH I 0.5 IL DATA DELAY DEVICES, INC. PDU1032H TYP UNITS 31 T INC 5.5 ns* 1 UNITS NOTES ...

Page 4

... PDU1032H-xxC5 PDU1032H-xxMC5 (Military SMD) Doc #97045 2/25/03 Tel: 973-773-2299 PACKAGE DIMENSIONS .400 TYP 1.650 TYP. .020 TYP. .018 TYP. .800 1 ...

Page 5

... Mt. Prospect Ave. Clifton, NJ 07013 TEST CONDITIONS OUTPUT Load load Threshold: REF OUT IN OSCILLOSCOPE TEST (DUT) TRIG Test Setup PER IN T FALL 80% 50 FALL V OH 50% 50% DATA DELAY DEVICES, INC. PDU1032H 50Ω to -2V 5pf ± 10 (Rising & Falling ...

Related keywords