PDU17F Data Delay Devices, Inc., PDU17F Datasheet
![no-image](/images/no-image-200.jpg)
PDU17F
Related parts for PDU17F
PDU17F Summary of contents
Page 1
... T L fan-out capability Fits standard 40-pin DIP socket Auto-insertable FUNCTIONAL DESCRIPTION The PDU17F-series device is a 7-bit digitally programmable delay line. The delay from the input pin (IN) to the output pins (OUT, OUT/) A depends on the address code (A6-A0) according to the following formula: TD ...
Page 2
... PDU17F ADDRESS UPDATE The PDU17F is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1. After the last signal edge to be delayed has appeared on the OUT pin, a minimum time, ...
Page 3
... MAX 2.5 3.4 OH 0. 0.1 IHH -0 -60 -150 OS 25 12.5 DATA DELAY DEVICES, INC. PDU17F TYP UNITS 127 T INC 13.0 ns 1 UNITS NOTES sec UNITS NOTES V V ...
Page 4
... DIP (PDU17F-xx, PDU17F-xxM) .020 TYP .090 Gull-Wing (PDU17F-xxC5, PDU17F-xxMC5) Doc #97005 1/14/97 Tel: 973-773-2299 PACKAGE DIMENSIONS .100 TYP. ...
Page 5
... Mt. Prospect Ave. Clifton, NJ 07013 TEST CONDITIONS OUTPUT Load load 0.1V Threshold: 0.1V PRINTER COMPUTER SYSTEM REF OUT IN TEST (DUT) TRIG Test Setup PER IN T FALL 2.4V 1. 1.5V 1.5V DATA DELAY DEVICES, INC. PDU17F 1 FAST-TTL Gate 5pf 10% 1.5V (Rising & Falling) TIME INTERVAL COUNTER ...