FIDO1100 Innovasic Semiconductor Inc., FIDO1100 Datasheet - Page 67

no-image

FIDO1100

Manufacturer Part Number
FIDO1100
Description
32-bit Real-time Communications Controller
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FIDO1100BGA208IR1
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
FIDO1100BGB208IR1
Manufacturer:
Peregrine
Quantity:
1 919
Part Number:
FIDO1100BGB208IR1
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
FIDO1100PQF208IR1
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Flexible Input Deterministic Output (fido ® )
32-Bit Real-Time Communications Controller
9.2.2 SDRAM Row Activation Timing
Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in
that bank must be ―opened.‖ This is accomplished via the ACTIVE command, which selects
both the bank and the row to be activated (see Figure 25). After opening a row (issuing an
ACTIVE command), a READ or WRITE command may be issued to that row, subject to the
tRCD specification. The tRCD (MIN) should be divided by the clock period and rounded up to
the next whole number to determine the earliest clock edge after the ACTIVE command on
which a READ or WRITE command can be entered. For example, a tRCD specification of 20ns
with a 125-MHz clock (8-ns period) results in 2.5 clocks, rounded to 3. This is reflected in
Figure 26, which covers any case where 2 < tRCD (MIN)/tCK ≤ 3. (The same procedure is used
to convert other specification limits from time units to clock cycles.)
®
Figure 25. SDRAM CAS Timing
UNCONTROLLED WHEN PRINTED OR COPIED
Page 67 of 83
IA211080807-07
http://www.Innovasic.com
Customer Support:
April 15, 2010
Data Sheet
1-888-824-4184

Related parts for FIDO1100