T8536B ETC-unknow, T8536B Datasheet - Page 25

• Manufacturer Part Number: T8536B
• Description: T8535b/t8536b Quad Programmable Codec
• Manufacturer: ETC-unknow

September 2001
Functional Description
SLIC Control Capabilities
The fast scan mode allows for a minimal data transfer
on the serial bus to monitor bits 0 and 1 of the SLIC
data memory location (159). If these two bits are wired
as inputs to the off-hook and/or ring ground detection
circuits, a convenient method of rapidly scanning for
these two functions is obtained. Bits 2 and 3 default to
outputs; thus, they are convenient to provide control of
the SLIC state. In any event, all six leads are program-
mable for maximum flexibility.
Suggested Initialization Procedures
It is suggested that upon powerup, a hardware reset be
used to set the device into a known state. The serial
interface should then be used to load the memory
addresses that differ from the default values (the write
all channels command is convenient for this function). If
other devices are controlled by the SLIC data memory
location, then it also should be loaded with a known
configuration. After the completion of this sequence,
the device is ready to be activated. Depending on the
application, the next step may either be normal opera-
tion or a set of test sequences. After the initialization of
the memory, the device and associated line card
devices can be controlled by using memory locations
* Programmable blocks.
Agere Systems Inc.
FROM
SLIC
SLIC
TO
8 STEPS
0 dB TO 24 dB
IN 5 STEPS
XAG
0 dB
*
RTZ
SMF
RCF
LPF
(continued)
(continued)
ANALOG
1-bit
D/A
A/D
Figure 21. Internal Signal Processing
-
DIGITAL
D/A
-
4096 kHz
LPF
*
T8535B/T8536B Quad Programmable Codec
SINC
SINC
130, 131, 145, 155, 156, 157, 158, 159, and 129; that
is, by supplying the PCM bus time-slot addresses,
switching the SLIC into the proper mode, and activat-
ing the codec. Within memory location 129, the codec
would normally be placed into active mode, with both
directions of the PCM bus enabled at the start of a call.
At the completion of a call, the codec should be placed
into standby mode and the PCM bus disabled. Great
caution should be used when changing the memory
while the codec is in active mode, since termination
impedances, balance impedances, and gains may
change. These changes are likely to yield undesirable
system effects. It is safe to refresh coefficients that are
known to be unchanging in the application. It is always
possible to read the memory to verify its contents with-
out deleterious effects on codec operation. Normal
operation would load the memory and perform all gain
adjustments while the codec is in standby mode.
Under no circumstances should memory above
address 162 be written, since this section of memory is
used for state data and intermediate results. Also, all
reserved addresses should not be written. Changing
this information may have deleterious effects on sys-
tem operation.
Signal Processing
Figure 21 details the signal processing functional
blocks of one channel of the codec.
CTZ
3
3
TEQ
TWEAKING
SPEED
32 kHz
GRX2
GAIN
TWEAKING
*
GTX1
GAIN
*
YLPF
XLPF
BAL
TRANSFER
GRX1
GTX2
*
TRANSFER
8 kHz
*
GAIN
*
GAIN
TO LIN.
LIN.TO
COMP
COMP
FROM
PCM
PCM
BUS
BUS
TO
0497F
25