T8536B ETC-unknow, T8536B Datasheet - Page 41

• Manufacturer Part Number: T8536B
• Description: T8535b/t8536b Quad Programmable Codec
• Manufacturer: ETC-unknow

September 2001
Agere Systems Inc.
Software Interface
The following table shows the control bit assignments in the memory control addresses. In all control bit cases, the
bit being set places the function into the active mode as defined in the function column.
Table 21. Control Bit Definition
(Address, Decimal)
(0—27, 64—91)
[Address, Hex]
Control Name
[0x00—0x1b,
[0x84—0x85]
[0x86—0x87]
0x40—0x5b]
[0x8c—0x8f]
HBALTAPS
CHACTIVE
(132—133)
(134—135)
(140—143)
RXBITOFF
RESCTRL
CTZCTRL
RXOFF
[0x80]
[0x81]
[0x82]
[0x83]
GRX1
GRX2
(128)
(129)
(130)
(131)
Assignment(s)
(continued)
0—10
0—10
0—30
2—7
1—7
5—7
0—4
0—7
448
Bit
1
0
0
Balance impedance coefficients. Default value is 0x00 for all bytes except
for addresses 3 and 5, which are 0x80, and address 69, which is 0x88.
Not used, load as zeros.
A one resets all other internal states. Control addresses are not reset.
A one resets all control addresses to default values. Note that setting this
bit will result in it and all others of this word becoming cleared on the next
PCM frame as a normal part of the reset functionality. Alternatively, hard-
ware reset can be used to reset all control and state functions. It is neces-
sary to wait at least 256 s after asserting this bit before initiating any
other serial I/O transactions.
Load as zeros.
Active/standby mode. A zero causes the channel to enter standby (low-
power) mode and disables the PCM interface for this channel. A one acti-
vates the channel and the corresponding PCM bus interface. Default is
zero.
Receive direction bit offset for the FS signal. Defaults to zero. These
3 bits can be thought of as the least significant bits (RXOFF contains the
more significant bits) of a bit counter that determines the location of the
first bit of the PCM data from FS.
Load as zeros.
Receive time-slot assignment. Defaults to (16 * channel number). Each
time slot represents 8 bits; allow for two time slots when using linear
mode or double-clock mode.
Gain adjustment for gain transfer stage in receive direction. Defaults to
0x0400 (0 dB). This is an 11-bit multiply operation with a maximum gain of
two (6 dB). 0 dB is the maximum recommended setting.
Gain adjustment for tweak gain stage in receive direction. Defaults to
0x01ac ( 7.58 dB). This is an 11-bit multiply operation with a maximum
gain of two (6 dB). 0 dB is the maximum recommended setting.
Coefficients for the CTZ termination bleed. Defaults to 0x07ed0000.
T8535B/T8536B Quad Programmable Codec
Function
41