WM8959 Wolfson Microelectronics Ltd., WM8959 Datasheet - Page 108

• Manufacturer Part Number: WM8959
• Description: Mobile Multimedia DAC with Dual-mode Class AB/D Speaker Driver
• Manufacturer: Wolfson Microelectronics Ltd.

WM8959
w
BCLK CONTROL
In Master Mode, BCLK is derived from SYSCLK via a programmable division set by BCLK_DIV, as
described in Table 59. BCLK_DIV must be set to an appropriate value to ensure that there are
sufficient BCLK cycles to transfer the complete data words to the DACs.
In Slave Mode, BCLK is generated externally and appears as an input to the DAC. The host device
must provide sufficient BCLK cycles to transfer complete data words to the DACs.
Table 59 BCLK Control
OPCLK CONTROL
A clock output (OPCLK) derived from SYSCLK may be output via GPIO1 or GPIO3 to GPIO5. This
clock is enabled by register bit OPCLK_ENA, and its frequency is controlled by OPCLKDIV.
This output of this clock is also dependent upon the GPIO register settings described under “General
Purpose Input/Output”.
Table 60 OPCLK Control
R6 (06h)
R6 (06h)
R2 (02h)
REGISTER
REGISTER
ADDRESS
ADDRESS
4:1
12:9
11
BIT
BIT
BCLK_DIV
[3:0]
OPCLKDIV
[3:0]
OPCLK_ENA
(rw)
LABEL
LABEL
DEFAULT
DEFAULT
0100b
0000b
0b
BCLK Frequency (Master Mode)
0000 = SYSCLK
0001 = SYSCLK / 1.5
0010 = SYSCLK / 2
0011 = SYSCLK / 3
0100 = SYSCLK / 4
0101 = SYSCLK / 5.5
0110 = SYSCLK / 6
0111 = SYSCLK / 8
1000 = SYSCLK / 11
1001 = SYSCLK / 12
1010 = SYSCLK / 16
1011 = SYSCLK / 22
1100 = SYSCLK / 24
1101 = SYSCLK / 32
1110 = SYSCLK / 44
1111 = SYSCLK / 48
GPIO Output Clock Divider
0000 = SYSCLK
0001 = SYSCLK / 2
0010 = SYSCLK / 3
0011 = SYSCLK / 4
0100 = SYSCLK / 5.5
0101 = SYSCLK / 6
0110 = SYSCLK / 8
0111 = SYSCLK / 12
1000 = SYSCLK / 16
1001 to 1111 = Reserved
GPIO Clock Output Enable
0 = disabled
1 = enabled
DESCRIPTION
DESCRIPTION
PP, May 2008, Rev 3.1
Pre-Production
108