ADSP-2187L Analog Devices, ADSP-2187L Datasheet - Page 5

• Manufacturer Part Number: ADSP-2187L
• Description: DSP Microcomputer
• Manufacturer: Analog Devices

D6 or
IRD
D5 or
IAL
D4 or
IS
D3 or
IACK
D2:0 or
IAD15:13
PMS
DMS
BMS
IOMS
CMS
RD
WR
BR
BG
BGH
IRQ2/PF7
IRQL0/PF6 I/O (Z)
IRQL1/PF5 I/O (Z)
IRQE/PF5
SCLK0
RFS0
DR0
TFS0
DT0
SCLK1
RFS1/RQ0
DR1/FI
TFS1/RQ1
DT1/FO
EE
EBR
EBG
ERESET
EMS
EINT
ECLK
ELIN
ELOUT
NOTES
**Hi-Z = High Impedance.
**Determined by MODE D pin:
1. If the CLKOUT pin is not used, turn it OFF.
REV. 0
Mode D = 0 and in host mode: IACK is an active, driven signal and cannot be
“wire ORed.” If unused, let float.
Mode D = 1 and in host mode: IACK is an open source and requires an exter-
nal pull-down, but multiple IACK pins can be “wire ORed” together. If un-
used, let float.
I/O (Z)
I
I/O (Z)
I
I/O (Z)
I
I/O (Z)
**
I/O (Z)
I/O (Z)
O (Z)
O (Z)
O (Z)
O (Z)
O (Z)
O (Z)
O (Z)
I
O (Z)
O
I/O (Z)
I/O (Z)
I/O
I/O
I
I/O
O
I/O
I/O
I
I/O
O
I
I
O
I
O
I
I
I
O
Hi-Z
I
Hi-Z
I
Hi-Z
I
Hi-Z
**
Hi-Z
Hi-Z
O
O
O
O
O
O
O
I
O
O
I
I
I
I
I
I
I
O
O
I
I
I
O
O
I
I
O
I
O
I
I
I
O
BR, EBR Float
BR, EBR High (Inactive)
BR, EBR Float
BR, EBR Float
BR, EBR Float
IS
BR, EBR Float
BR, EBR Float
BR, EBR Float
BR, EBR Float
BR, EBR Float
BR, EBR Float
BR, EBR Float
EE
Float
Low (Inactive)
High (Inactive)
**
Float
High (Inactive)
Float
Float
Input = High (Inactive)
or Program as Output,
Set to 1, Let Float
Input = High (Inactive)
or Program as Output,
Set to 1, Let Float
Input = High (Inactive)
or Program as Output,
Set to 1, Let Float
Input = High (Inactive)
or Program as Output,
Set to 1, Let Float
Input = High or Low,
Output = Float
High or Low
High or Low
High or Low
Float
Input = High or Low,
Output = Float
High or Low
High or Low
High or Low
Float
–5–
2. If the Interrupt/Programmable Flag pins are not used, there are two options:
3. All bidirectional pins have three-stated outputs. When the pins is configured as
4. CLKIN, RESET, and PF3:0 are not included in the table because these pins
Interrupts
The interrupt controller allows the processor to respond to the
eleven possible interrupts and reset with minimum overhead.
The ADSP-2187L provides four dedicated external interrupt
input pins, IRQ2, IRQL0, IRQL1 and IRQE. In addition,
SPORT1 may be reconfigured for IRQ0, IRQ1, FLAG_IN and
FLAG_OUT, for a total of six external interrupts. The ADSP-
2187L also supports internal interrupts from the timer, the byte
DMA port, the two serial ports, software and the power-down
control circuit. The interrupt levels are internally prioritized and
individually maskable (except power down and reset). The
IRQ2, IRQ0 and IRQ1 input pins can be programmed to be
either level- or edge-sensitive. IRQL0 and IRQL1 are level-
sensitive and IRQE is edge sensitive. The priorities and vector
addresses of all interrupts are shown in Table I.
Source of Interrupt
RESET (or Power-Up with PUCR = 1) 0000 (Highest Priority)
Power-Down (Nonmaskable)
IRQ2
IRQL1
IRQL0
SPORT0 Transmit
SPORT0 Receive
IRQE
BDMA Interrupt
SPORT1 Transmit or IRQ1
SPORT1 Receive or IRQ0
Timer
Interrupt routines can either be nested with higher priority inter-
rupts taking precedence or processed sequentially. Interrupts
can be masked or unmasked with the IMASK register. Indi-
vidual interrupt requests are logically ANDed with the bits in
IMASK; the highest priority unmasked interrupt is then se-
lected. The power-down interrupt is nonmaskable.
The ADSP-2187L masks all interrupts for one instruction cycle
following the execution of an instruction that modifies the
IMASK register. This does not affect serial port auto-
buffering or DMA transfers.
The interrupt control register, ICNTL, controls interrupt nest-
ing and defines the IRQ0, IRQ1 and IRQ2 external interrupts to
be either edge- or level-sensitive. The IRQE pin is an external
edge-sensitive interrupt and can be forced and cleared. The
IRQL0 and IRQL1 pins are external level-sensitive interrupts.
Option 1: When these pins are configured as INPUTS at reset and function as
interrupts and input flag pins, pull the pins High (inactive).
Option 2: Program the unused pins as OUTPUTS, set them to 1, and let them
float.
an output, the output is Hi-Z (high impedance) when inactive.
must be used.
Table I. Interrupt Priority and Interrupt Vector Addresses
ADSP-2187L
Interrupt Vector
Address (Hex)
002C
0004
0008
000C
0010
0014
0018
001C
0020
0024
0028 (Lowest Priority)