HY29LV160 Hynix Semiconductor, HY29LV160 Datasheet - Page 20

• Manufacturer Part Number: HY29LV160
• Description: 16 Mbit (2M x 8/1M x 16) Low Voltage Flash Memory
• Manufacturer: Hynix Semiconductor

HY29LV160
Table 10. CFI Mode: Vendor-Specific Extended Query Data Values
WRITE OPERATION STATUS
The HY29LV160 provides a number of facilities to
determine the status of a program or erase op-
eration. These are the RY/BY# (Ready/Busy#)
pin and certain bits of a status word which can be
read from the device during the programming and
erase operations. Table 11 summarizes the sta-
tus indications and further detail is provided in the
subsections which follow.
RY/BY# - Ready/Busy#
RY/BY# is an open-drain output pin that indicates
whether a programming or erase Automatic Algo-
rithm is in progress or has completed. A pull-up
resistor to V
BY# is valid after the rising edge of the final WE#
pulse in the corresponding command sequence.
If the output is Low (busy), the device is actively
erasing or programming, including programming
while in the Erase Suspend mode. If the output is
High (ready), the device has completed the op-
eration and is ready to read array data in the nor-
mal or Erase Suspend modes, or it is in the
Standby mode.
DQ[7] - Data# Polling
The Data# (“Data Bar”) Polling bit, DQ[7], indicates
to the host system whether an Automatic Algo-
rithm is in progress or completed, or whether the
20
M
M
r E
B
P
Q
A
S
T
S
S
T
e
o
r u
a
e
e
m i
d
u
j a
n i
s a
m
p
g
t c
t c
d
e
t s
r o
r o
l u
b /
e
e r
y r
p
e
r o
r o
a t
o
t o
m
m
u -
e v
s s
e v
s
a r
p
p
n
s u
o
o
o t
n
s r
e
s r
o r
o r
y r
d
d
s
q i
m
o
p
e
e
e
o i
o i
e t
e t
u
s u
e
s n
s
CC
e
n
y t
y t
b
n
n
t c
t c
e
o
d
i t i
n
t c
/ R
p
p
A
n
u /
is required for proper operation. RY/
t o
u
(
u
e
e
e v
2 (
S
N
r o
m
n
W
m
C
0 (
0 (
e v
=
p
=
b
b
u
u
I I
o r
#
o
=
=
e
o t
e
n
s r
n
p
, r
s
, r
o l
f o
e t
p
n
n
e r
o i
r e
t o
t o
r t
o r
k c
A
t c
A
s
a
D
n
n i
t a
c e
s
s
d
S
e t
S
u
u
e
g
B (
c s
0 (
a
C
o t
o i
p
p
C
t c
s
n
p
p
P "
B
I I
s r
I I
n
c
=
d
h
r o
r o
1 (
e
=
i r
g /
e r
w
0 (
R
e t
e t
m
t p
B
o r
i r
=
" I
q
) d
) d
=
e t
t o
i u
e
u
s
o i
) p
n
e r
)
o t
u
4 (
t o
p
n
m
, d
p
=
s
r o
B
1
u
A
p
e t
o
=
m
p
o
) d
r o
, t
n
2
t o
9
e t
T
L
B
V
) d
e r
8
=
q
0
i u
T
0
o
e r
A
p
) d
m
B
e
o
h t
o
) t
o
) d
device is in Erase Suspend mode. Data# Polling
is valid after the rising edge of the final WE# pulse
in the Program or Erase command sequence.
The system must do a read at the program ad-
dress to obtain valid programming status informa-
tion on this bit. While a programming operation is
in progress, the device outputs the complement
of the value programmed to DQ[7]. When the pro-
gramming operation is complete, the device out-
puts the value programmed to DQ[7]. If a pro-
gram operation is attempted within a protected
sector, Data# Polling on DQ[7] is active for ap-
proximately 1 µs, then the device returns to read-
ing array data.
The host must read at an address within any non-
protected sector specified for erasure to obtain
valid erase status information on DQ[7]. During
an erase operation, Data# Polling produces a “0”
on DQ[7]. When the erase operation is complete,
or if the device enters the Erase Suspend mode,
Data# Polling produces a “1” on DQ[7]. If all sec-
tors selected for erasing are protected, Data#
Polling on DQ[7] is active for approximately 100
µs, then the device returns to reading array data.
If at least one selected sector is not protected, the
erase operation erases the unprotected sectors,
and ignores the command for the specified sec-
tors that are protected.
A
d
d
4
4
4
4
4
4
4
4
4
4
4
4
4
4
e r
A
B
C
D
0
2
3
4
5
6
7
8
9
1
W
s
o
s
d r
M
0
0
o
0
0
d
0
0
D
0
0
0
0
0
0
0
0
0
0
0
0
0
e
0
0
0
0
0
0
0
0
0
0
2
3
0
0
0
a
5
5
4
3
0
0
0
0
0
0
3
0
0
a t
B (
T (
0
2
9
0
0
2
4
0
0
0
1
1
1
) B
) B
A
d
d
8
8
9
8
8
8
8
8
8
9
9
9
9
9
e r
A
C
A
0
2
4
6
8
E
0
2
4
6
8
B
s
y
s
e t
M
Rev. 1.2/May 01
o
0
0
d
2
3
D
e
4
5
5
3
0
0
0
0
0
0
3
0
0
a
B (
T (
0
2
9
0
0
2
4
0
0
0
1
1
1
a t
) B
) B