MPC5534 Frescale, MPC5534 Datasheet - Page 16
![no-image](/images/no-image-200.jpg)
MPC5534
Manufacturer Part Number
MPC5534
Description
Microcontroller
Manufacturer
Frescale
Datasheet
1.MPC5534.pdf
(33 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC5534MVF80
Manufacturer:
FREESCALE
Quantity:
748
Company:
Part Number:
MPC5534MVM80
Manufacturer:
ST
Quantity:
4 300
Company:
Part Number:
MPC5534MVM80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC5534MVM80
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC5534MVZ80
Manufacturer:
FREESCAL
Quantity:
200
Company:
Part Number:
MPC5534MZQ80
Manufacturer:
FREESCAL
Quantity:
200
Company:
Part Number:
MPC5534MZQ80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
www.DataSheet4U.com
MPC5534 Features List
3.18 Enhanced serial communication interface (eSCI)
16
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
— Full duplex communication ports with interrupt and DMA request support
— Supports all functional modes from QSPI sub-block of QSMCM (MPC5xx family)
— Support for queues in RAM
— 6 chip selects, expandable to 64 with external demultiplexers
— Programmable frame size, baud rate, clock delay and clock phase on a per frame basis
— Modified SPI mode for interfacing to peripherals with longer setup time requirements
Deserial serial interface (DSI)
— Pin reduction by hardware serialization and deserialization of eTPU and eMIOS channels
— Chaining of DSI sub-blocks
— Triggered transfer control and change in data transfer control (for reduced EMI)
2 eSCI modules
UART mode provides NRZ format and half or full duplex interface
eSCI bit rate up to 1 Mbps
Advanced error detection, and optional parity generation and detection
Separately enabled transmitter and receiver
eDMA support (on one of the eSCI modules only)
13-bit baud rate selection
Programmable 8-bit or 9-bit word length (data format)
LIN support
— Autonomous transmission of entire frames
— Configurable to support all revisions of the LIN standard
— Automatic parity bit generation
— Double stop bit after bit error
— 10-bit or 13-bit break support
Separately enabled transmitter and receiver
Programmable transmitter output parity
Two receiver wake-up methods, idle line and address mark
Interrupt-driven operation with flags
Receiver framing error detection
Hardware parity checking
1/16 bit-time noise detection
2 channel eDMA interface
module
www.DataSheet4U.com
MPC5534 Microcontroller Product Brief, Rev. 0.0
Freescale Semiconductor
www.DataSheet
www.DataSheet
www.DataSheet
www.DataSheet4U
4U
4U.com
4U
.com
.com
.com