PIC16C745/P Microchip Technology, PIC16C745/P Datasheet - Page 46

no-image

PIC16C745/P

Manufacturer Part Number
PIC16C745/P
Description
8-Bit CMOS Microcontrollers with USB
Manufacturer
Microchip Technology
Datasheet
PIC16C745/765
7.1
Timer mode is selected by clearing the TMR1CS
(T1CON<1>) bit. In this mode, the input clock to the
timer is F
(T1CON<2>) has no effect since the internal clock is
always in sync.
FIGURE 7-1:
DS41124A-page 46
RC0/T1OSO/T1CKI
Note 1: When the T1OSCEN bit is cleared, the inverter is turned off. This eliminates power drain.
RC1/T1OSI/CCP2
Timer1 Operation in Timer Mode
INT
Set flag bit
TMR1IF on
Overflow
. The synchronize control bit T1SYNC
TIMER1 BLOCK DIAGRAM
TMR1H
T1OSC
TMR1
TMR1L
Oscillator
Enable
T1OSCEN
Advanced Information
(1)
Clock
F
Internal
INT
TMR1ON
on/off
TMR1CS
1
0
7.2
Counter mode is selected by setting bit TMR1CS. In
this mode, the timer increments on every rising edge of
clock input on pin RC1/T1OSI/CCP2, when bit
T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when
bit T1OSCEN is cleared.
If T1SYNC is cleared, then the external clock input is
synchronized with internal phase clocks. The synchro-
nization is done after the prescaler stage. The pres-
caler stage is an asynchronous ripple-counter.
In this configuration, during SLEEP mode, Timer1 will
not increment even if the external clock is present,
since the synchronization circuit is shut off. The pres-
caler however will continue to increment.
T1CKPS<1:0>
T1SYNC
Prescaler
1, 2, 4, 8
Timer1 Operation in Synchronized
Counter Mode
0
1
2
Synchronized
clock input
1999 Microchip Technology Inc.
Synchronize
SLEEP input
det

Related parts for PIC16C745/P