MT90871 Zarlink Semiconductor, MT90871 Datasheet - Page 34

no-image

MT90871

Manufacturer Part Number
MT90871
Description
Flexible 8K Digital Switch (F8KDX)
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT90871AV
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
MT90871AV2
Manufacturer:
TI
Quantity:
1 022
13.0
This section describes the registers that are used in the device.
13.1
Address 0000h.
The Control Register defines which memory is to be accessed, initiates the memory block programming mode,
sets the applied clock and frame pulse conditions, and enables stream outputs. The Control Register (CR) is
configured as follows:
34
15-9
Bit
8
7
6
5
4
3
Reserved
Reserved
C8IPOL
COPOL
Name
FPW
MBP
OSB
Detailed Register Description
Control Register (CR)
Reset
0
0
0
0
0
0
0
Reserved.
Frame Pulse Width
When LOW, an input frame pulse width of 122ns shall be applied to FP8i. When
HIGH, an input frame pulse width of 244ns shall be applied to FP8i.
Reserved. Must be set LOW.
8MHz Input Clock Polarity
The frame boundary is aligned to the clock falling or rising edge. When set LOW,
the frame boundary is aligned to the clock falling edge. When set HIGH, the frame
boundary is aligned to the clock rising edge.
Output Clock Polarity
When set LOW, the output clock is the same polarity as the input clock. When set
HIGH, the output clock is inverted. This applies to both 8MHz (C8o)and 16MHz
(C16o) output clocks.
Memory Block Programming
When LOW, the memory block programming mode is disabled. When HIGH, the
connection memory block programming mode is ready to program the Local
Connection Memory (LCM), and the Backplane Connection Memory (BCM).
Output Stand By
This bit enables the BSTo0 - 15 and the LSTo0 - 15 serial outputs
When LOW, the BSTo0-15 and LSTo0-15 are driven high or high impedance,
dependent on the BORS and LORS pin settings respectively, and BCSTo0-1 and
LCSTo0-1 are driven low. When HIGH, the BSTo0-15, LSTo0-15, BCSTo0-1 and
LCSTo0-1 are enabled.
ODE Pin
Table 13- Control Register Bits
0
1
1
Zarlink Semiconductor Inc.
Output Control with ODE pin and OSB bit
OSB bit
X
0
1
Description
BSTo0 - 15, LSTo0 - 15
Disable
Disable
Enable
.
Data Sheet

Related parts for MT90871