74ACT161SJ Fairchild Semiconductor, 74ACT161SJ Datasheet - Page 2
![IC COUNTER BINARY SYNC 16SOP](/photos/6/56/65606/16-sop_pkg_sml.jpg)
74ACT161SJ
Manufacturer Part Number
74ACT161SJ
Description
IC COUNTER BINARY SYNC 16SOP
Manufacturer
Fairchild Semiconductor
Series
74ACTr
Datasheet
1.74ACT161SJ.pdf
(11 pages)
Specifications of 74ACT161SJ
Logic Type
Binary Counter
Direction
Up
Number Of Elements
1
Number Of Bits Per Element
4
Reset
Asynchronous
Timing
Synchronous
Count Rate
125MHz
Trigger Type
Positive Edge
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-SOIC (5.3mm Width), 16-SO, 16-SOEIIJ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
www.fairchildsemi.com
Functional Description
The AC/ACT161 count in modulo-16 binary sequence.
From state 15 (HHHH) they increment to state 0 (LLLL).
The clock inputs of all flip-flops are driven in parallel
through a clock buffer. Thus all changes of the Q outputs
(except due to Master Reset of the AC/ACT161) occur as a
result of, and synchronous with, the LOW-to-HIGH transi-
tion of the CP input signal. The circuits have four funda-
mental modes of operation, in order of precedence:
asynchronous reset, parallel load, count-up and hold. Five
control inputs—Master Reset, Parallel Enable (PE), Count
Enable Parallel (CEP) and Count Enable Trickle (CET)—
determine the mode of operation, as shown in the Mode
Select Table. A LOW signal on MR overrides all other
inputs and asynchronously forces all outputs LOW. A LOW
signal on PE overrides counting and allows information on
the Parallel Data (P
on the next rising edge of CP. With PE and MR HIGH, CEP
and CET permit counting when both are HIGH. Conversely,
a LOW signal on either CEP or CET inhibits counting.
The AC/ACT161 use D-type edge-triggered flip-flops and
changing the PE, CEP, and CET inputs when the CP is in
either state does not cause errors, provided that the recom-
mended setup and hold times, with respect to the rising
edge of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is
HIGH and counter is in state 15. To implement synchro-
nous multistage counters, the TC outputs can be used with
the CEP and CET inputs in two different ways.
Figure 1 shows the connections for simple ripple carry, in
which the clock period must be longer than the CP to TC
delay of the first stage, plus the cumulative CET to TC
delays of the intermediate stages, plus the CET to CP
setup time of the last stage. This total delay plus setup time
sets the upper limit on clock frequency. For faster clock
rates, the carry lookahead connections shown in Figure 2
are recommended. In this scheme the ripple delay through
the intermediate stages commences with the same clock
that causes the first stage to tick over from max to min in
the Up mode, or min to max in the Down mode, to start its
final cycle. Since this final cycle requires 16 clocks to com-
plete, there is plenty of time for the ripple to progress
through the intermediate stages. The critical timing that lim-
n
) inputs to be loaded into the flip-flops
FIGURE 2. Multistage Counter with Lookahead Carry
FIGURE 1. Multistage Counter with Ripple Carry
2
its the clock period is the CP to TC delay of the first stage
plus the CEP to CP setup time of the last stage. The TC
output is subject to decoding spikes due to internal race
conditions and is therefore not recommended for use as a
clock or asynchronous reset for flip-flops, registers or
counters.
Logic Equations: Count Enable
Mode Select Table
H
L
X
State Diagram
LOW Voltage Level
HIGH Voltage Level
Immaterial
PE
X
H
H
H
L
CET
X
X
H
X
L
CEP
H
X
X
X
L
TC
Reset (Clear)
Load (P
Count (Increment)
No Change (Hold)
No Change (Hold)
CEP • CET • PE
Q
Action on the Rising
0
• Q
Clock Edge (
n
1
• Q
Q
n
2
)
• Q
3
• CET
)