DS92LV1021 National Semiconductor, DS92LV1021 Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
DS92LV1021
Manufacturer Part Number
DS92LV1021
Description
16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer
Manufacturer
National Semiconductor
Datasheet
1.DS92LV1021.pdf
(18 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS92LV1021AMSA-NOPB
Manufacturer:
NSC
Quantity:
34
Part Number:
DS92LV1021AMSA/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
DS92LV1021AMSAX/NOPB
Manufacturer:
NS
Quantity:
14 226
Part Number:
DS92LV1021AMSAXPB
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DS92LV1021T
Manufacturer:
ON
Quantity:
11
Company:
Part Number:
DS92LV1021TMSA
Manufacturer:
NS
Quantity:
274
Part Number:
DS92LV1021TMSA
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS92LV1021TMSAX
Manufacturer:
NS/国半
Quantity:
20 000
DESERIALIZER Bus LVDS DC SPECIFICATIONS (apply to pins RI+ and RI−)
I
SERIALIZER SUPPLY CURRENT (apply to pins DVCC and AVCC)
I
I
DESERIALIZER SUPPLY CURRENT (apply to pins DVCC and AVCC)
I
I
IN
CCD
CCXD
CCR
CCXR
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Electrical Characteristics
Serializer Timing Requirements for TCLK
Serializer Switching Characteristics
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
LLHT
LHLT
DIS
DIH
HZD
LZD
ZHD
ZLD
SPW
PLD
SD
BIT
TCP
TCIH
TCIL
CLKT
JIT
Over recommended operating supply and temperature ranges unless otherwise specified.
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Input Current
Serializer Supply Current
Worst Case
Serializer Supply Current
Powerdown
Deserializer Supply Current
Worst Case
Deserializer Supply Current
Powerdown
Bus LVDS Low-to-High
Transition Time
Bus LVDS High-to-Low
Transition Time
DIN (0-9) Setup to TCLK
DIN (0-9) Hold from TCLK
DO
TRI-STATE Delay
DO
Delay
DO
Delay
DO
Delay
SYNC Pulse Width
Serializer PLL Lock Time
Serializer Delay
Bus LVDS Bit Width
Transmit Clock Period
Transmit Clock High Time
Transmit Clock Low Time
TCLK Input Transition Time
TCLK Input Jitter
±
±
±
±
Parameter
HIGH to
LOW to TRI-STATE
TRI-STATE to HIGH
TRI-STATE to LOW
Parameter
Parameter
V
V
RL = 27
Figure 1
PWRDN = 0.8V
C
Figure 2
PWRDN = 0.8V, REN = 0.8V
IN
IN
L
(Continued)
= 15 pF
= +2.4V, V
= 0V, V
R
Figure 3
C
Figure 6
R
C
Figure 7 (Note 4)
R
C
Figure 8
R
Figure 9 R
R
C
L
L
L
L
L
L
L
L
L
=10pF to GND
=10pF to GND
=10pF to GND
=10pF to GND
= 27
= 27 ,
= 27 ,
= 27
= 27 ,
Conditions
CC
CC
= 3.6V or 0V
Conditions
L
= 3.6V or 0V
= 27
Conditions
5
f = 40 MHz
f = 16 MHz
f = 40 MHz
f = 16 MHz
1024*t
2048*t
t
Min
1.0
6.5
TCP
0.4T
0.4T
Min
25
TCP
TCP
t
TCP
t
CLK
0.25
0.5T
0.5T
Typ
Typ
0.2
4.5
3.5
2.9
2.5
2.7
0
T
3
+ 2.5
/ 12
Min
−10
−15
150
1029*t
2049*t
Typ
1.5
Max
62.5
0.6T
0.6T
±
±
32
25
44
31
t
4
TCP
6
1
1
Max
10
10
10
10
1
1
+ 5
TCP
TCP
Max
+10
+15
5.0
www.national.com
55
45
10
75
55
Units
ns
ns
ns
ns
ps
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
mA
mA
mA
mA
mA
mA
µA
µA