LM3S8933 Luminary Micro, Inc, LM3S8933 Datasheet - Page 76

no-image

LM3S8933

Manufacturer Part Number
LM3S8933
Description
Lm3s8933 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S8933
Manufacturer:
DSP
Quantity:
852
Part Number:
LM3S8933-EQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S8933-EQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S8933-IBZ50-A2
Manufacturer:
STM
Quantity:
3 002
Part Number:
LM3S8933-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S8933-IBZ50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S8933-IQC50-A2
Manufacturer:
TI
Quantity:
120
Part Number:
LM3S8933-IQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Reset
Reset
Type
Type
System Control
Raw Interrupt Status (RIS)
Base 0x400F.E000
Offset 0x050
Type RO, reset 0x0000.0000
76
Bit/Field
31:7
5:2
6
1
0
RO
RO
31
15
0
0
Register 4: Raw Interrupt Status (RIS), offset 0x050
Central location for system control raw interrupts. These are set and cleared by hardware.
RO
RO
30
14
0
0
reserved
PLLLRIS
reserved
reserved
BORRIS
RO
RO
29
13
0
0
Name
RO
RO
28
12
0
0
reserved
RO
RO
27
11
0
0
Type
RO
RO
RO
RO
RO
RO
RO
26
10
0
0
Reset
RO
RO
25
0
9
0
0
0
0
0
0
Preliminary
RO
RO
24
0
8
0
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
PLL Lock Raw Interrupt Status
This bit is set when the PLL T
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Brown-Out Reset Raw Interrupt Status
This bit is the raw interrupt status for any brown-out conditions. If set,
a brown-out condition is currently active. This is an unregistered signal
from the brown-out detection circuit. An interrupt is reported if the BORIM
bit in the IMC register is set and the BORIOR bit in the PBORCTL register
is cleared.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
reserved
RO
RO
23
0
7
0
PLLLRIS
RO
RO
22
0
6
0
RO
RO
21
0
5
0
READY
RO
RO
20
0
4
0
reserved
Timer asserts.
RO
RO
19
0
3
0
RO
RO
18
0
2
0
BORRIS
July 25, 2008
RO
RO
17
0
1
0
reserved
RO
RO
16
0
0
0

Related parts for LM3S8933