CS8415A Cirrus Logic, CS8415A Datasheet - Page 31
![no-image](/images/no-image-200.jpg)
CS8415A
Manufacturer Part Number
CS8415A
Description
96 kHz DIGITAL AUDIO INTERFACE RECEIVER
Manufacturer
Cirrus Logic
Datasheet
1.CS8415A.pdf
(42 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS8415A-C
Manufacturer:
ST
Quantity:
1 671
Part Number:
CS8415A-CS
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS8415A-CSR
Manufacturer:
CirrusLogic
Quantity:
569
Company:
Part Number:
CS8415A-CSZ
Manufacturer:
CIRRUS
Quantity:
108
Part Number:
CS8415A-CSZ
Manufacturer:
CRYSTAL
Quantity:
20 000
Company:
Part Number:
CS8415A-CZ
Manufacturer:
PHILIPS
Quantity:
246
Part Number:
CS8415A-CZ
Manufacturer:
CS
Quantity:
20 000
Part Number:
CS8415A-CZR
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
CS8415A-CZZ
Manufacturer:
CIRRUS
Quantity:
20 000
DS470PP3
RMCK
RERR
OSCLK
OLRCK
SDOUT
INT
U
OMCK
DGND
VL+
H/S
AD1/CDIN
SCL/CCLK
10
16
17
18
19
20
21
22
23
24
27
28
11
Input Section Recovered Master Clock (Input/Output) - Input section recovered master clock output
when PLL is used. Frequency defaults to 256x the sample rate (Fs) and may be set to 128x. When the
PLL is bypassed by using the RXD0 bit in the Clock Source Control register, an external clock of 256 Fs
may be applied to this pin
Receiver Error (Output) - When high, indicates a problem with the operation of the AES3 receiver. The
status of this pin is updated once per sub-frame of incoming AES3 data. Conditions that can cause
RERR to go high are: validity, parity error, bi-phase coding error, confidence, QCRC and CCRC errors,
as well as loss of lock in the PLL. Each condition may be optionally masked from affecting the RERR pin
using the Receiver Error Mask Register. The RERR pin tracks the status of the unmasked errors: the pin
goes high as soon as an unmasked error occurs and goes low immediately when all unmasked errors go
away
Serial Audio Output Bit Clock (Input/Output) - Serial bit clock for audio data on the SDOUT pin
Serial Audio Output Left/Right Clock (Input/Output) - Word rate clock for the audio data on the
SDOUT pin. Frequency will be the output sample rate (Fs)
Serial Audio Output Data (Output) - Audio data serial output pin
Interrupt (Output) - Indicates errors and key events during the operation of the CS8415A. All bits affect-
ing INT may be unmasked through bits in the control registers. The condition(s) that initiated interrupt are
readable through a control register. The polarity of the INT output, as well as selection of a standard or
open drain output, is set through a control register. Once set true, the INT pin goes false only after the
interrupt status registers have been read and the interrupt status bits have returned to zero
User Data (Output) - Outputs User data from the AES3 receiver, see Figure 9 for timing information
System Clock (Input) - When the OMCK System Clock Mode is enabled using the SWCLK bit in the
Control 1 register, the clock signal input on this pin is output through RMCK. OMCK serves as reference
signal for OMCK/RMCK ratio expressed in register 0x1E
Digital Ground (Input) - Ground for the digital circuitry in the chip. DGND and AGND should be con-
nected to a common ground area under the chip.
Positive Digital Power (Input) - Positive supply for the digital section. Typically +3 to +5 V.
Hardware/Software Mode Control (Input) - Determines the method of controlling the operation of the
CS8415A, and the method of accessing CS and U data. In software mode, device control and CS and U
data access is primarily through the control port, using a microcontroller. Hardware mode provides an
alternate mode of operation and access to the CS and U data through dedicated pins. This pin should be
permanently tied to VL+ or DGND
Address Bit 1 (Two-Wire) / Serial Control Data in (SPI) (Input) - In Two-Wire mode, AD1 is a chip
address pin. In SPI mode, CDIN is the input data line for the control port interface
Control Port Clock (Input) - Serial control interface clock and is used to clock control data bits into and
out of the CS8415A. In Two-Wire mode, SCL requires an external pull-up resistor to VL+
CS8415A
31