AD9219BCPZRL-65 Analog Devices, Inc., AD9219BCPZRL-65 Datasheet - Page 24

no-image

AD9219BCPZRL-65

Manufacturer Part Number
AD9219BCPZRL-65
Description
Quad, 10-bit, 40/65 Msps Serial Lvds 1.8 V A/d Converter
Manufacturer
Analog Devices, Inc.
Datasheet
AD9219
Figure 59. Data Eye for LVDS Outputs in ANSI Mode with Trace Lengths Less
Figure 60. Data Eye for LVDS Outputs in ANSI Mode with Trace Lengths
–500
–200
500
100
200
100
–100ps
–150ps
50
50
0
0
0
0
–1ns
–1ns
Greater than 24 Inches on Standard FR-4
EYE: ALL BITS
–100ps
EYE: ALL BITS
than 24 Inches on Standard FR-4
–0.5ns
–0.5ns
–50ps
–0ps
–0ps
0ns
0ns
50ps
0.5ns
ULS: 10000/15600
0.5ns
ULS: 9600/15600
100ps
1ns
1ns
100ps
150ps
Rev. 0 | Page 24 of 52
The format of the output data is offset binary by default. An
example of the output coding format can be found in Table 8.
If it is desired to change the output data format to twos
complement, see the Memory Map section.
Table 8. Digital Output Coding
Code
1023
512
511
0
Data from each ADC is serialized and provided on a separate
channel. The data rate for each serial stream is equal to 10 bits
times the sample clock rate, with a maximum of 650 Mbps
(10 bits × 65 MSPS = 650 Mbps). The lowest typical conversion
rate is 10 MSPS. However, if lower sample rates are required for
a specific application, the PLL can be set up for encode rates
lower than 10 MSPS via the SPI. This allows encode rates as low
as 5 MSPS. See the Memory Map section to enable this feature.
Figure 61. Data Eye for LVDS Outputs in ANSI Mode with 100 Ω Termination
on and Trace Lengths Greater than 24 Inches on Standard FR-4
(VIN+) − (VIN−), Input
Span = 2 V p-p (V)
+1.00
0.00
−0.001953
−1.00
–200
–400
400
200
100
–150ps
50
0
0
–1ns
EYE: ALL BITS
–100ps
–0.5ns
–50ps
–0ps
0ns
Digital Output Offset Binary
(D11 ... D0)
1111 1111 11
1000 0000 00
0111 1111 11
0000 0000 00
50ps
ULS: 9599/15599
0.5ns
100ps
1ns
150ps

Related parts for AD9219BCPZRL-65