sch5617c Standard Microsystems Corp., sch5617c Datasheet
sch5617c
Available stocks
Related parts for sch5617c
sch5617c Summary of contents
Page 1
... External Interrupt 3, etc. — A set of External Memory/Mapped Control Registers provides the 80C51 core with the ability to directly control many functional blocks of the SCH5617C. — 384 Bytes of RAM as part of the 8051 core — 4k Bytes Data RAM (869 bytes may be used to patch ROM code) — ...
Page 2
... Modem Control Circuitry — 480 Address and 15 IRQ Options SCH5617C-NS FOR 128 PIN, QFP LEAD-FREE ROHS COMPLIANT PACKAGE 80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123 Copyright © 2008 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given ...
Page 3
... Desktop System Controller Hub with Advanced, 8051µC-Based Auto Fan Control General Description The SCH5617C is a 3.3V PC 2001 compliant Super I/O controller with an LPC interface. All legacy drivers used for Super I/O components are supported making this interface transparent to the supporting software. The LPC bus also supports power management, such as wake-up and sleep modes ...
Page 4
... WITH WRITE VERTICAL PRECOM- FLOPPYDISK PENSATION CONTROLLER CORE RCLOCK RDATA RDATA#, MRT0#, MRT1#*, TRK0#, WDATA# INDEX#,WRTPRT#,WGATE#, HDSEL#,DRVDEN0*, DIR#, STEP#, DSKCHG#,DS0#, DS1#* Figure 1 SCH5617C Block Diagram 4 PRODUCT PREVIEW SECONDARY_HD#* PRIMARY_HD#* SCSI#* HD_LED#* LED2* LED3* LEDs LED1* PD[7:0] BUSY,SLCT,PE Multi-Mode ...
Page 5
Package Outline Figure 2 128-Pin QFP Package Outline (3.9mm footprint) ...