ds26518 Maxim Integrated Products, Inc., ds26518 Datasheet - Page 168

no-image

ds26518

Manufacturer Part Number
ds26518
Description
8-port T1/e1/j1 Transceiver
Manufacturer
Maxim Integrated Products, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26518
Manufacturer:
DS
Quantity:
5 653
Part Number:
DS26518
Manufacturer:
DS
Quantity:
6 203
Part Number:
DS26518
Manufacturer:
DS
Quantity:
1 045
Part Number:
DS26518
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
ds26518-N
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
ds26518GN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
ds26518GN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
ds26518GN+
Manufacturer:
TI
Quantity:
518
Part Number:
ds26518GN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
ds26518GN+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
ds26518GN+
Quantity:
347
Part Number:
ds26518GNB1
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
ds26518GNB1
Quantity:
1 228
Company:
Part Number:
ds26518GNB1
Quantity:
1 228
Part Number:
ds26518GNB1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
ds26518NB1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Note: All bits in this register are latched and can create interrupts. See
Bit 7: Loss of Receive Clock Clear (LORCC). Change of state indication. Set when an LORC condition has
cleared (falling edge detect of LORC).
Bit 5: V5.2 Link Detected Clear (V52LNKC). Change of state indication. Set when a V52LNK condition has
cleared (falling edge detect of V52LNK).
Bit 4: Receive Distant MF Alarm Clear (RDMAC). Change of state indication. Set when an RDMA condition has
cleared (falling edge detect of RDMA).
Bit 3: Loss of Receive Clock Detect (LORCD). Change of state indication. Set when the RCLKn pin has not
transitioned for one channel time (rising edge detect of LORC).
Bit 1: V5.2 Link Detect (V52LNKD). Change of state indication. Set on detection of a V5.2 link identification signal.
(G.965). This is the rising edge detect of V52LNK.
Bit 0: Receive Distant MF Alarm Detect (RDMAD). Change of state indication. Set when bit-6 of time slot 16 in
frame 0 has been set for two consecutive multiframes. This alarm is not disabled in the CCS signaling mode. This
is the rising edge detect of RDMA.
LORCC
7
0
RLS3 (E1 Mode)
Receive Latched Status Register 3
092h + (200h x (n - 1)) : where n = 1 to 8
6
0
V52LNKC
5
0
RDMAC
168 of 286
4
0
RLS3
LORCD
3
0
for T1 Mode.
DS26518 8-Port T1/E1/J1 Transceiver
2
0
V52LNKD
1
0
RDMAD
0
0

Related parts for ds26518