upd63a Renesas Electronics Corporation., upd63a Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/5/561/renesas_electronics_corporation__sml.jpg)
upd63a
Manufacturer Part Number
upd63a
Description
4-bit Single-chip Microcontroller For Infrared Remote Control Transmission
Manufacturer
Renesas Electronics Corporation.
Datasheet
1.UPD63A.pdf
(68 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
upd63aGS-401
Manufacturer:
NEC
Quantity:
5 000
Company:
Part Number:
upd63aGS-402
Manufacturer:
NEC
Quantity:
400
Company:
Part Number:
upd63aGS-417
Manufacturer:
NEC
Quantity:
95
Company:
Part Number:
upd63aGS-422
Manufacturer:
NEC
Quantity:
3 148
Part Number:
upd63aGS-425
Manufacturer:
NEC
Quantity:
20 000
Company:
Part Number:
upd63aGS-445-T1
Manufacturer:
SHARP
Quantity:
200
Part Number:
upd63aGS-445-TI
Manufacturer:
NEC
Quantity:
20 000
3.3 Control Register 0 (P3)
Control register 0 consists of 8 bits. The contents that can be controlled are as shown below.
When reset, the register becomes 0000 0011B.
b
b
b
b
Remark
0
2
3
4
, b
and b
1
: These bits specify the carrier frequency and duty ratio of the REM output.
: This bit specifies the availability of the carrier of the frequency specified by b
: This bit changes the carrier frequency and the timer clock’s frequency division ratio.
5
“0” = ON (with carrier); “1” = OFF (without carrier; high level)
“0” = 1/1 (carrier frequency: the specified value of b
“1” = 1/2 (carrier frequency: half of the specified value of b
: These bits specify the high-order 2 bits (DP
: don’t care
Bit
Name
Set
value
When reset
0
0
b
3
0
1
0
1
0
1
b
2
Table 3-5. Timer Clock and Carrier Frequency Setup
b
Fixed
to “0”
0
7
—
0
0
1
1
0
0
1
1
b
1
Table 3-4. Control Register 0 (P3)
b
Fixed
to “0”
0
6
—
0
1
0
1
0
1
0
1
b
0
b
DP (Data pointer) TCTL
DP
0
1
0
5
9
f
f
X
X
/64
/128
Timer Clock
b
DP
0
1
0
4
8
8
and DP
0
b
1/1
1/2
0
and b
3
9
Carrier Frequency (Duty Ratio)
) of ROM’s data pointer.
f
f
f
f
Without carrier (high level)
f
f
f
f
Without carrier (high level)
0
1
X
X
X
X
X
X
X
X
; timer clock: f
/8 (Duty 1/2)
/64 (Duty 1/2)
/96 (Duty 1/2)
/96 (Duty 1/3)
/16 (Duty 1/2)
/128 (Duty 1/2)
/192 (Duty 1/2)
/192 (Duty 1/3)
and b
b
CARY
ON
OFF
0
2
1
; timer clock: f
Refer to Table 3-5.
b
1
MOD
1
X
1
/64)
0
PD63, 63A, 64
b
MOD
1
and b
0
X
/128)
0
1
.
17