74AUP1G74DC,125 NXP Semiconductors, 74AUP1G74DC,125 Datasheet - Page 24

• Manufacturer Part Number: 74AUP1G74DC,125
• Description: IC F-F D-TYPE POS EDGE 8VSSOP
• Manufacturer: NXP Semiconductors
• Series: 74AUPr
• Type: D-Typer

Specifications of 74AUP1G74DC,125

• Output Type: Differential
• Package / Case: US8, 8-VSSOP
• Function: Set(Preset) and Reset
• Number Of Elements: 1
• Number Of Bits Per Element: 1
• Frequency - Clock: 550MHz
• Delay Time - Propagation: 2.2ns
• Trigger Type: Positive Edge
• Current - Output High, Low: 4mA, 4mA
• Voltage - Supply: 0.8 V ~ 3.6 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Number Of Circuits: 1
• Logic Family: AUP
• Logic Type: CMOS
• Polarity: Inverting/Non-Inverting
• Input Type: Single-Ended
• Propagation Delay Time: 22.5 ns
• High Level Output Current: - 4 mA
• Low Level Output Current: 4 mA
• Supply Voltage (max): 3.6 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Supply Voltage (min): 0.8 V
• Technology: CMOS
• Number Of Bits: 1
• Number Of Elements: 1
• Clock-edge Trigger Type: Positive-Edge
• Operating Supply Voltage (typ): 1.8/2.5/3.3V
• Operating Supply Voltage (min): 0.8V
• Operating Supply Voltage (max): 3.6V
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 8
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 74AUP1G74DC-G; 74AUP1G74DC-G; 935280717125

NXP Semiconductors
Fig 17. Package outline SOT1203 (XSON8)
74AUP1G74
Product data sheet
XSON8: extremely thin small outline package; no leads;
8 terminals; body 1.35 x 1.0 x 0.35 mm
Dimensions
Note
1. Including plating thickness.
2. Visible depending upon used manufacturing technology.
mm
SOT1203
Unit
Outline
version
max
nom
min
0.35 0.04
A
(1)
A
1
terminal 1
index area
0.20
0.15
0.12
e
b
(8×)
IEC
L
(2)
1.40
1.35
1.30
1
D
1.05
1.00
0.95
E
1
8
0.55 0.35
e
JEDEC
e
1
All information provided in this document is subject to legal disclaimers.
Low-power D-type flip-flop with set and reset; positive-edge trigger
2
7
e
1
References
e
D
1
0.35
0.30
0.27
0
L
Rev. 5 — 26 July 2010
3
6
0.40
0.35
0.32
e
L
1
1
JEITA
b
4
5
scale
0.5
A
E
L
1
A
1 mm
(4×)
(2)
European
projection
74AUP1G74
© NXP B.V. 2010. All rights reserved.
Issue date
10-04-02
10-04-06
sot1203_po
SOT1203
24 of 28