ltc2493 Linear Technology Corporation, ltc2493 Datasheet - Page 13

no-image

ltc2493

Manufacturer Part Number
ltc2493
Description
24-bit 2-/4-channel Delta Sigma Adc With Easy Drive Input Current Cancellation And I2c Interface
Manufacturer
Linear Technology Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ltc2493CDE
Manufacturer:
LT
Quantity:
10 000
Part Number:
ltc2493CDE#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
ltc2493CUFD
Manufacturer:
LT
Quantity:
10 000
Part Number:
ltc2493IDE
Manufacturer:
LT
Quantity:
10 000
Part Number:
ltc2493IDE#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
ltc2493IUFD
Manufacturer:
LT
Quantity:
10 000
applicaTions inForMaTion
CONVERTER OPERATION
Converter Operation Cycle
The LTC2493 is a multichannel, low power, delta-sigma
analog-to-digital converter with a 2-wire, I
Its operation is made up of four states (see Figure 1).
The converter operating cycle begins with the conver-
sion, followed by the sleep state and ends with the data
input/output cycle .
Initially, at power-up, the LTC2493 performs a conversion.
Once the conversion is complete, the device enters the
sleep state. While in the sleep state, power consumption is
reduced by two orders of magnitude. The part remains in
the sleep state as long it is not addressed for a read/write
operation. The conversion result is held indefinitely in a
static shift register while the part is in the sleep state.
The device will not acknowledge an external request dur-
ing the conversion state. After a conversion is finished,
the device is ready to accept a read/write request. Once
the LTC2493 is addressed for a read operation, the device
begins outputting the conversion result under the control
of the serial clock (SCL). There is no latency in the conver-
sion result. The data output is 32 bits long and contains a
24-bit plus sign conversion result. Data is updated on the
falling edges of SCL allowing the user to reliably latch data
on the rising edge of SCL. A new conversion is initiated
by a stop condition following a valid write operation or an
incomplete read operation. The conversion automatically
begins at the conclusion of a complete read cycle (all 32
bits read out of the device).
Ease of Use
The LTC2493 data output has no latency, filter settling
delay, or redundant data associated with the conversion
cycle. There is a one-to-one correspondence between the
conversion and the output data. Therefore, multiplexing
multiple analog inputs is straightforward. Each conver-
sion, immediately following a newly selected input or
mode, is valid and accurate to the full specifications of
the device.
2
C interface.
The LTC2493 automatically performs offset and full-scale
calibration every conversion cycle independent of the input
channel selected. This calibration is transparent to the user
and has no effect on the operation cycle described above.
The advantage of continuous calibration is extreme stability
of offset and full-scale readings with respect to time, supply
voltage variation, input channel, and temperature drift.
Easy Drive Input Current Cancellation
The LTC2493 combines a high precision, delta-sigma ADC
with an automatic, differential, input current cancellation
front end. A proprietary front end passive sampling network
transparently removes the differential input current. This
enables external RC networks and high impedance sen-
sors to directly interface to the LTC2493 without external
Figure 1. State Transition Table
DEFAULT CONFIGURATION:
NO
NO
50Hz/60Hz REJECTION
IN
DATA OUTPUT/INPUT
POWER-ON RESET
+
ACKNOWLEDGE
= CH0, IN
CONVERSION
1X OUTPUT
OR READ
32 BITS
SLEEP
STOP
YES
YES
= CH1
2493 F01
LTC2493

2493fa

Related parts for ltc2493