s29al008d Meet Spansion Inc., s29al008d Datasheet - Page 29
![no-image](/images/no-image-200.jpg)
s29al008d
Manufacturer Part Number
s29al008d
Description
8 Megabit 1 M X 8-bit/512 K X 16-bit Cmos 3.0 Volt-only Boot Sector Flash Memory
Manufacturer
Meet Spansion Inc.
Datasheet
1.S29AL008D.pdf
(52 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
s29al008d-70TAI01
Manufacturer:
SPANSIO
Quantity:
3
Company:
Part Number:
s29al008d50BFIE13
Manufacturer:
PANA
Quantity:
995
Company:
Part Number:
s29al008d55TFAR2
Manufacturer:
SPANSION
Quantity:
16 336
Part Number:
s29al008d55TFIR20
Manufacturer:
SPANSION
Quantity:
20 000
Company:
Part Number:
s29al008d70BFI01
Manufacturer:
SPANSION
Quantity:
10 288
Part Number:
s29al008d70BFI020E
Manufacturer:
SPANSION
Quantity:
20 000
Company:
Part Number:
s29al008d70BFIA23E
Manufacturer:
LT
Quantity:
1 322
Part Number:
s29al008d70BFIA23E
Manufacturer:
SPANSLON
Quantity:
20 000
Part Number:
s29al008d70FI02
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008d70TF
Manufacturer:
SPANSION
Quantity:
20 000
9.4
9.5
November 27, 2007 S29AL008D_00_A10
DQ2: Toggle Bit II
Reading Toggle Bits DQ6/DQ2
During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause
DQ6 to toggle. (The system may use either OE# or CE# to control the read cycles.) When the operation is
complete, DQ6 stops toggling.
After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for
approximately 100 µs, then returns to reading array data. If not all selected sectors are protected, the
Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are
protected.
The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-
suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6
toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must
also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use
DQ7 (see
If a program address falls within a protected sector, DQ6 toggles for approximately 1 µs after the program
command sequence is written, then returns to reading array data.
DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program
algorithm is complete.
Table 9.1 on page 31
algorithm.
differences between DQ2 and DQ6 in graphical form. See also
The Toggle Bit II on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that
is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is
valid after the rising edge of the final WE# pulse in the command sequence.
DQ2 toggles when the system reads at addresses within those sectors that were selected for erasure. (The
system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the
sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is
actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus,
both status bits are required for sector and mode information. Refer to
outputs for DQ2 and DQ6.
Figure 9.2 on page 30
explains the algorithm. See also
timing diagram.
Refer to
toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling.
Typically, the system would note and store the value of the toggle bit after the first read. After the second
read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling,
the device completed the program or erase operation. The system can read array data on DQ7–DQ0 on the
following read cycle.
However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the
system also should note whether the value of DQ5 is high (see
it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have
stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device successfully
completed the program or erase operation. If it is still toggling, the device did not completed the operation
successfully, and the system must write the reset command to return to reading array data.
The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not
gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles,
determining the status as described in the previous paragraph. Alternatively, it may choose to perform other
system tasks. In this case, the system must start at the beginning of the algorithm when it returns to
determine the status of the operation (top of
Figure 9.2 on page 30
DQ7: Data# Polling on page
Figure 15.9 on page 41
Figure 15.10 on page 42
shows the outputs for Toggle Bit I on DQ6.
shows the toggle bit algorithm in flowchart form, and
D a t a
for the following discussion. Whenever the system initially begins reading
DQ6: Toggle Bit I on page
shows the toggle bit timing diagrams.
S h e e t
27).
S29AL008D
shows the differences between DQ2 and DQ6 in graphical form.
Figure 9.2 on page
28.
DQ5: Exceeded Timing Limits on page
DQ2: Toggle Bit II on page
Figure 15.9 on page 41
30).
Figure 9.2 on page 30
Table 9.1 on page 31
Figure 15.10 on page 42
DQ2: Toggle Bit II on page 29
shows the toggle bit
shows the toggle bit
29.
to compare
shows the
30). If
29