ics9248-105 Integrated Device Technology, ics9248-105 Datasheet
ics9248-105
Related parts for ics9248-105
ics9248-105 Summary of contents
Page 1
... Functionality PRODUCT PREVIEW documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice. ICS9248-105 Pin Configuration 48-Pin 300mil SSOP ...
Page 2
... ICS9248-105 Preliminary Product Preview General Description 2 Pin Configuration PIN NUMBER PIN NAME TYPE FS1 IN 1 REF1 OUT 2, 9, 10, 18, 26, VDD PWR 29 OUT 5, 6, 14, 23, 28, GND PWR 42, 33 AGP [1:0] OUT FS0 IN 11 PCICLK_F OUT 17, 16, 15, 13, 12 PCICLK [4:0] OUT ...
Page 3
... Preliminary Product Preview 2 C serial interface information 2 How to Read: (H) Controller (Host) ACK ACK ACK ACK ACK ACK ACK ACK ACK 2 2 ICS9248-105 2 How to Read: ICS (Slave/Receiver) Start Bit Address D3 (H) ACK Byte Count ACK Byte 0 ACK Byte 1 ACK Byte 2 ACK Byte 3 ...
Page 4
... ICS9248-105 Preliminary Product Preview Serial Configuration Command Bitmap ...
Page 5
... ICS9248-105 Preliminary Product Preview ...
Page 6
... ICS9248-105 Preliminary Product Preview Shared Pin Operation - Input/Output Pins Programming Header Via to Gnd Device Pad Third party brands and names are the property of their respective owners. Via to VDD 2K 8.2K Clock trace to load Series Term. Res. Fig. 1 ...
Page 7
... AGP_STOP# Timing Diagram Third party brands and names are the property of their respective owners. ICS9248-105 Preliminary Product Preview ...
Page 8
... ICS9248-105 Preliminary Product Preview CPU_STOP# Timing Diagram Third party brands and names are the property of their respective owners. ...
Page 9
... PCI_STOP# Timing Diagram Third party brands and names are the property of their respective owners. ICS9248-105 Preliminary Product Preview ...
Page 10
... ICS9248-105 Preliminary Product Preview PD# Timing Diagram Third party brands and names are the property of their respective owners. ...
Page 11
... Third party brands and names are the property of their respective owners. DD CONDITIONS pF; Select @ 66M 3 Logic Inputs X1 & X2 pins To 1st crossing of target Freq. From 1st crossing to 1% target Freq. From target Freq 1 ICS9248-105 Preliminary Product Preview MIN TYP MAX UNITS -0.3 0.8 SS 180 ...
Page 12
... ICS9248-105 Preliminary Product Preview Electrical Characteristics - CPU 70C 3.3 V +/-5 PARAMETER SYMBOL 1 Output Impedance R DSP2A 1 Output Impedance R DSN2A Output High Voltage V OH2B Output Low Voltage V OL2B Output High Current I OH2B Output Low Current I OL2B 1 Rise Time t r2A 1 Fall Time ...
Page 13
... OL2A 0 2.4 V r2A 2 0.4 V f2A 1.5 V t2A 1.5 V sk2A 1.5 V sk2A T ICS9248-105 Preliminary Product Preview TYP MAX UNITS 0 2.0 nS 2.0 nS 55.0 % 250 pS 150 pS 500 pS MIN TYP MAX UNITS 2.4 0.4 -42 33 ...
Page 14
... ICS9248-105 Preliminary Product Preview TOP VIEW A 2 SEE DETAIL “A” µ ° 0 Ordering Information ...