74lvc2g02gt NXP Semiconductors, 74lvc2g02gt Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74lvc2g02gt
Manufacturer Part Number
74lvc2g02gt
Description
74lvc2g00 Dual 2-input Nand Gate
Manufacturer
NXP Semiconductors
Datasheet
1.74LVC2G02GT.pdf
(15 pages)
NXP Semiconductors
11. Dynamic characteristics
Table 8.
Voltages are referenced to GND (ground 0 V); for test circuit see
[1]
[2]
[3]
12. Waveforms
74LVC2G00_5
Product data sheet
Symbol Parameter
t
C
pd
Fig 7. Input (nA, nB) to output (nY) propagation delays
PD
Typical values are measured at nominal V
t
C
P
f
f
C
V
N = number of inputs switching;
pd
i
o
(C
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
Measurement points are given in
V
propagation delay nA, nB to nY; see
power dissipation
capacitance
PD
V
OL
Dynamic characteristics
CC
and V
2
V
CC
f
o
2
OH
) = sum of outputs.
PLH
f
are typical output voltage levels that occur with the output load.
i
N + (C
and t
PHL
Conditions
per gate; V
L
V
V
V
V
V
CC
CC
CC
CC
CC
V
CC
nA, nB input
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 2.7 V
= 3.0 V to 3.6 V
= 4.5 V to 5.5 V
nY output
2
Table
f
CC
I
o
= GND to V
) where:
and at T
9.
GND
V
V
OH
OL
V
Rev. 05 — 4 September 2007
Figure 7
I
amb
CC
= 25 C.
D
in W).
V
M
V
[2]
[3]
M
t
PHL
Figure
Min
1.2
0.7
0.7
0.7
0.5
-
8.
40 C to +85 C
Typ
3.5
2.3
3.0
2.2
1.8
14
001aae972
t
[1]
PLH
Max
8.6
4.8
5.6
4.3
3.3
-
Dual 2-input NAND gate
74LVC2G00
40 C to +125 C Unit
Min
1.2
0.7
0.7
0.7
0.5
-
© NXP B.V. 2007. All rights reserved.
Max
10.8
6.0
7.0
5.4
4.2
-
ns
ns
ns
ns
ns
pF
7 of 15