max5893egk-d Maxim Integrated Products, Inc., max5893egk-d Datasheet - Page 10

• Manufacturer Part Number: max5893egk-d
• Description: Max5893 12-bit, 500msps Interpolating And Modulating Dual Dac With Cmos Inputs
• Manufacturer: Maxim Integrated Products, Inc.

12-Bit, 500Msps Interpolating and Modulating
Dual DAC with CMOS Inputs
10
3, 4, 5, 22–25,
28, 29, 31–36,
6, 21, 30, 37
7–12, 15–20
13, 44
38, 39
______________________________________________________________________________________
40–43
PIN
14
26
27
45
46
47
48
49
50
51
52
1
2
DATACLK/B10
SELIQ/B11
DATACLK
DACREF
DV
DV
A11–A0
RESET
FSADJ
NAME
B9–B0
REFIO
CLKN
CLKP
SCLK
SDO
N.C.
SDI
CS
DD1.8
DD3.3
Noninverting Differential Clock Input
Inverting Differential Clock Input
Internally Connected. Do not connect.
Digital Power Supply. Accepts a 1.71V to 1.89V supply range. Bypass each pin to ground with a
0.1µF capacitor as close to the pin as possible.
A-Port Data Inputs.
Dual-port mode:
I-channel data input. Data is latched on the rising/falling edge (programmable) of the DATACLK.
Single-port mode:
I-channel and Q-channel data input, with SELIQ.
CMOS I/O Power Supply. Accepts a 3.0V to 3.6V supply range. Bypass each pin to ground with a
0.1µF capacitor as close to the pin as possible.
Programmable Data Clock Input/Output. See the DATACLK Modes section for details.
Select I/Q-Channel Input or B-Port MSB Input.
Single-port mode:
If SELIQ = LOW, data is latched into Q-channel on the rising/falling edge (programmable) of
the DATACLK.
If SELIQ = HIGH, data is latched into I-channel on the rising/falling edge (programmable) of the
DATACLK.
Dual-port mode:
Q-channel MSB input.
Alternate DATACLK Input/Output or B-Port Bit 10 Input.
Single-port mode:
See the DATACLK Modes section for details.
Dual-port mode:
Q-channel bit 10 input.
If unused connect to GND.
B-Port Data Bits 9–0.
Dual-port mode:
Q-channel inputs. Data is latched on the rising/falling (programmable) edge of the DATACLK.
Single-port mode:
Connect to GND.
Serial-Port Data Output
Serial-Port Data Input
Serial-Port Clock Input. Data on SDI is latched on the rising edge of SCLK.
Serial-Port Interface Select. Drive CS low to enable serial-port interface.
Reset Input. Set RESET low during power-up.
Reference Input/Output. Bypass to ground with a 1µF capacitor as close to the pin as possible.
C ur r ent- S et Resi stor Retur n P ath. For a 20m A ful l - scal e outp ut cur r ent, connect a 2kΩ r esi stor b etw een
FS AD J and D AC RE F. Inter nal l y connected to GN D . D o no t u s e a s a n e x t e r n a l g r o u n d co n n e c t io n .
Full-Scale Adjust Input. This input sets the full-scale output current of the DAC. For a 20mA full-
scale output current, connect a 2kΩ resistor between FSADJ and DACREF.
FUNCTION
Pin Description