adv7322 Analog Devices, Inc., adv7322 Datasheet - Page 72

• Manufacturer Part Number: adv7322
• Description: Multiformat 11-bit Hdtv Video Encoder
• Manufacturer: Analog Devices, Inc.

ADV7322
The register settings in Table 39 are used to generate an SD
NTSC CVBS output on DAC A, S-video on DACs B and C, and
YPrPb on DACs D, E, and F. Upon power-up, the subcarrier
registers are programmed with the appropriate values for NTSC.
All other registers are set as normal/default.
Table 39. NTSC Test Pattern Register Writes
Subaddress
0x00
0x40
0x42
0x44
0x4A
For PAL CVBS output on DAC A, the same settings are used,
except that Subaddress 0x40 is programmed to 0x11 and the Fsc
registers are programmed as shown in Table 40.
Table 40. PAL Fsc Register Writes
Subaddress
0x4C
0x4D
0x4E
0x4F
Note that when programming the Fsc registers, the user must
write the values in the sequence Fsc0, Fsc1, Fsc2, Fsc3. The full
Fsc value to be written is only accepted after the Fsc3 write is
complete.
Description
Fsc0
Fsc1
Fsc2
Fsc3
Register Setting
0xFC
0x10
0x40
0x40 (internal test pattern on)
0x08
Register Setting
0xCB
0x8A
0x09
0x2A
Rev. PrA | Page 72 of 88
The register settings in Table 41 are used to generate a 525p
hatch pattern on DAC D, E, and F. All other registers are set as
normal/default.
Table 41. 525p Test Pattern Register Writes.
Subaddress
Ox00
0x01
0x10
0x11
0x16
0x17
0x18
For 625p hatch pattern on DAC D, the same register settings are
used except that Subaddress 0x10 = 0x18.
Preliminary Technical Data
0x10
0x00
0x05
0xA0
0x80
0x80
Register Setting
0xFC