xa2c256 Xilinx Corp., xa2c256 Datasheet - Page 6

no-image

xa2c256

Manufacturer Part Number
xa2c256
Description
Coolrunner-ii Automotive Cpld
Manufacturer
Xilinx Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xa2c256-7TQG144I
Manufacturer:
XILINX
Quantity:
227
Part Number:
xa2c256-7TQG144I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
xa2c256-7TQG144I
Manufacturer:
XILINX
Quantity:
35
Part Number:
xa2c256-7TQG144I
Manufacturer:
XILINX
0
Part Number:
xa2c256-7VQ100C
Manufacturer:
XILINX
Quantity:
2 200
Part Number:
xa2c256-7VQ100I
Manufacturer:
XILINX
Quantity:
2 400
Part Number:
xa2c256-7VQG100C
Manufacturer:
ESMT
Quantity:
5 160
Part Number:
xa2c256-7VQG100C
Manufacturer:
XILINX
0
Part Number:
xa2c256-7VQG100I
Manufacturer:
XILINX
Quantity:
2 400
Part Number:
xa2c256-7VQG100I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
xa2c256-7VQG100I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
XA2C256 CoolRunner-II Automotive CPLD
6
Notes:
1.
2.
3.
4.
F
F
F
F
F
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
AO
APRPW
TOGGLE
SYSTEM1
SYSTEM2
EXT1
EXT2
PSUD
PSU1
PSU2
PHD
PH
PCO
OE
POE
MOE
PAO
SUEC
HEC
CW
PCW
DGSU
DGH
DGR
DGW
CDRSU
CDRH
CONFIG
F
family data sheet for more information).
F
per macrocell while F
F
Typical configuration current during T
Symbol
/T
TOGGLE
SYSTEM1
EXT1
/T
/T
(3)
(3)
OD
POD
MOD
(4)
(1)
(1/T
(2)
(2)
is the maximum clock frequency to which a T-Flip Flop can reliably toggle (see the CoolRunner-II Automotive CPLD
(1/T
SU1
+T
CYCLE
Internal toggle rate
Maximum system frequency
Maximum system frequency
Maximum external frequency
Maximum external frequency
Direct input register p-term clock setup time
P-term clock setup time (single p-term)
P-term clock setup time (OR array)
Direct input register p-term clock hold time
P-term clock hold
P-term clock to output
Global OE to output enable/disable
P-term OE to output enable/disable
Macrocell driven OE to output enable/disable
P-term set/reset to output valid
Global set/reset to output valid
Register clock enable setup time
Register clock enable hold time
Global clock pulse width High or Low
P-term pulse width High or Low
Asynchronous preset/reset pulse width (High or Low)
Set-up before DataGATE latch assertion
Hold to DataGATE latch assertion
DataGATE recovery to new data
DataGATE low pulse width
CDRST setup time before falling edge GCLK2
Hold time CDRST after falling edge GCLK2
Configuration time
CO
) is the maximum external frequency using one p-term while F
) is the internal operating frequency for a device fully populated with one 16-bit counter through one p-term
SYSTEM2
is through the OR array.
CONFIG
Parameter
is approximately 7.7
www.xilinx.com
m
A.
EXT2
is through the OR array.
Min.
1.7
1.5
2.0
1.2
1.0
3.1
0.0
1.6
7.5
7.5
0.0
6.0
3.5
2.0
0.0
-
-
-
-
-
-
-
-
-
-
-
-
-
-7
Max.
300
152
141
114
108
150
7.3
7.0
8.0
9.9
8.1
7.6
9.0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Min.
DS555 (v1.1) May 5, 2007
2.0
1.9
2.4
1.8
1.3
3.5
0.0
1.6
7.5
7.5
0.0
6.0
3.5
2.0
0.0
-
-
-
-
-
-
-
-
-
-
-
-
Product Specification
-8
Max.
300
139
130
106
101
150
8.4
7.0
9.1
9.9
8.6
7.6
9.3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Units
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
R

Related parts for xa2c256