mm908e622 Freescale Semiconductor, Inc, mm908e622 Datasheet - Page 28
mm908e622
Manufacturer Part Number
mm908e622
Description
Mm908e622 Integrated Quad Half-bridge, Triple High-side And Ec Glass Driver With Embedded Mcu And Lin For High End Mirror
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MM908E622.pdf
(63 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mm908e622ACDWB
Manufacturer:
FREESCAL
Quantity:
3 533
Part Number:
mm908e622ACDWB
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mm908e622ACEK
Manufacturer:
FREESCAL
Quantity:
2 097
Part Number:
mm908e622ACPEK
Manufacturer:
FREESCALE
Quantity:
20 000
INTERRUPT MASK REGISTER (IMR)
L0IE - L0 Input Interrupt Enable Bit
L0IF. Reset clears the L0IE bit.
H0IE - H0 Input Interrupt Enable Bit
flag, H0IF. Reset clears the H0IE bit.
LINIE - LIN line Interrupt Enable Bit
LINIF. Reset clears the LINIE bit.
HTRD - High Temperature Reset Disable Bit
function. Reset clears the HTRD bit.
28
908E622
Functional Device Operation
Operational Modes
Reset
Read
Write
This read/write bit enables CPU interrupts by the L0 flag,
This read/write bit enables CPU interrupts by the Hallport
This read/write bit enables CPU interrupts by the LIN flag,
This read/write bit disables the high temperature reset
1 = interrupt requests from L0IF flag enabled
0 = interrupt requests from L0IF flag disabled
1 = interrupt requests from H0IF flag enabled
0 = interrupt requests from H0IF flag disabled
1 = interrupt requests from LINIF flag enabled
0 = interrupt requests from LINIF flag disabled
Bit7
L0IE
0
Register Name and Address: IMR - $09
H0IE
6
0
LINIE
5
0
HTRD
4
0
HTIE
3
0
LVIE
2
0
HVIE
1
0
PSFIE
Bit0
0
to a destruction of the part in cases of high temperature.
This bit was foreseen for test purposes only!!!!!
HTIE - High Temperature Interrupt Enable Bit
temperature flag, HTIF. Reset clears the HTIE bit.
LVIE - Low Voltage Interrupt Enable Bit
voltage flag, LVIF.Reset clears the LVIE bit.
HVIE - High Voltage Interrupt Enable Bit
voltage flag, HVIF.Reset clears the HVIE bit.
PSFIE - Power Stage Fail Interrupt Enable Bit
fail flag, PSFIF. Reset clears the PSFIE bit.
Note: Disabling of the high temperature reset can lead
This read/write bit enables CPU interrupts by the high
This read/write bit enables CPU interrupts by the low
This read/write bit enables CPU interrupts by the high
This read/write bit enables CPU interrupts by power stage
1 = high temperature reset is disabled
0 = high temperature reset is enabled
1 = interrupt requests from HTIF flag enabled
0 = interrupt requests from HTIF flag disabled
1 = interrupt requests from LVIF flag enabled
0 = interrupt requests from LVIF flag disabled
1 = interrupt requests from HVIF flag enabled
0 = interrupt requests from HVIF flag disabled
1 = interrupt requests from PSFIF flag enabled
0 = interrupt requests from PSFIF flag disabled
Analog Integrated Circuit Device Data
Freescale Semiconductor