ade7566 Analog Devices, Inc., ade7566 Datasheet - Page 71

no-image

ade7566

Manufacturer Part Number
ade7566
Description
Single-phase Energy Measurement Ic With 8052 Mcu, Rtc, And Lcd Driver
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ade7566ASTZF16
Manufacturer:
Bestrely
Quantity:
4 213
Part Number:
ade7566ASTZF16
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ade7566ASTZF16
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ade7566ASTZF16-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ade7566ASTZF8
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ade7566ASTZF8-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Table 56. Program Control SFR (PCON, 0x87)
Bit No.
7
6 to 0
Table 57. Data Pointer Low SFR (DPL, 0x82)
Bits
7 to 0
Table 58. Data Pointer High SFR (DPH, 0x83)
Bits
7 to 0
Table 61. Configuration SFR (CFG, 0xAF)
Bit No.
7
6
5
4
3 to 2
1 to 0
Default
0
Default
0
Mnemonic
Reserved
EXTEN
SCPS
MOD38EN
Reserved
XREN1,
XREN0
Default
0
0
Description
Contain the high byte of the data pointer.
Description
Contain the low byte of the data pointer.
Description
This bit should be left set for proper operation.
Enhanced UART Enable Bit.
EXTEN
0
1
Synchronous Communication Selection Bit.
SCPS
0
1
38 kHz Modulation Enable Bit.
MOD38EN
0
1
XRENx
XREN1 OR XREN0 = 1
XREN1 AND XREN0 = 0
SMOD bit. Double baud rate control.
Description
Reserved. Should be left cleared.
Result
Standard 8052 UART without enhanced error-checking features.
Enhanced UART with enhanced error checking (see the UART Additional Features section).
Result
I
SPI port is selected for control of the shared I
Result
38 kHz modulation is disabled.
38 kHz modulation is enabled on the pins selected by the MOD38[7:0] bits in the
Extended Port Configuration SFR (EPCFG, 0x9F).
Result
Enables MOVX instruction to use 256 bytes of extended RAM.
Disables MOVX instruction.
2
C port is selected for control of the shared I
Rev. 0 | Page 71 of 136
Table 59. Data Pointer Register (DPTR, 0x82 and 0x83)
Bits
15 to 0
Table 60. Stack Pointer SFR (SP, 0x81)
Bits
7 to 0
Default
7
Default
0
Contain the 8 LSBs of the pointer for the stack.
Description
Description
Contain 2-byte address of the data pointer.
DPTR is the combination of DPH and DPL SFRs.
2
2
C/SPI pins and SFRs.
C/SPI pins and SFRs.
ADE7566/ADE7569

Related parts for ade7566