sta2064a STMicroelectronics, sta2064a Datasheet

no-image

sta2064a

Manufacturer Part Number
sta2064a
Description
Cartesio? Family Infotainment Application Processor With Embedded Gps
Manufacturer
STMicroelectronics
Datasheet
Features
July 2009
For further information contact your local STMicroelectronics sales office.
ARM1176 533 MHz host processor
– Cache: 32 KB instruction, 32 KB data
– Vector floating point unit
High performance embedded GPS subsystem
– Parallel acquisition engines for 8 GPS
– 32 tracking channels for all satellites in view
– 5 correlators per channel for urban canyon
– Multibit signal processing hardware
Advanced power management
– Separated power islands for ultra low
– Dynamic core frequency scaling
– 512-Byte embedded SRAM for back-up
System infrastructure
– LP DDR/DDR2 controller: 16 bit data
– One bank of 32 KB embedded SRAM
– 64-channel vector interrupt controller (VIC)
– 2 DMA controllers, 16 physical channels
– 32 DMA request for each controller
– Two external DMA requests are supported
Display and graphics
– Color LCD controller for STN,TFT or HR-
– Integrated touch screen controller and ADC
– 3D advanced graphics acceleration
– JPEG baseline profile decoder
High throuput interfaces
– 1 port USB 2.0 OTG with integrated
– 2 SD/MMC, both bootable
Audio interfaces and features
– Three multichannel serial ports (I2S/TDM)
– SPDIF input interface
satellites or 4 Galileo satellites
robustness
power mode
512 MB addressable. (333 MHz DDR2,
200 MHz LPDDR)
TFT panels with 18-bit parallel RGB
interface
physical layer
infotainment application processor with embedded GPS
Doc ID 16057 Rev 1
Table 1.
Order code
STA2064N
STA2064A
– C3 hardware reed-solomon decoder
– Sample rate converter
Standard interfaces
– Three 16-bit input capture/output compare
– Pulse width light modulator (PWL)
– Three autobaud UART
– Three I
– Two synchronous serial port (SSP, SPI)
– Five 32-bit GPIO ports
One controller area network (CAN) in
automotive version
Programmable voltage IOs: 1.8 V, 2.5 V, 3.3 V
V
TFBGA 289, 0.8 mm pitch package, packing in
tray
Ambient temperature range: -40 / +85 °C
IOON
: 1.8 ±10%V, V
TFBGA289 (15x15x1.2mm)
Device summary
2
Qualification
C multimaster/slave interfaces
Automotive
Consumer
grade
Cartesio™ family
DDON
CPU freq.
533 MHz
533 MHz
: V
STA2064
DD
, 1.0 ±10%V
www.st.com
Data brief
CAN
No
1x
1/19
19

Related parts for sta2064a

sta2064a Summary of contents

Page 1

... IOON ■ TFBGA 289, 0.8 mm pitch package, packing in tray ■ Ambient temperature range: -40 / +85 °C Table 1. Device summary Qualification Order code grade STA2064N Consumer STA2064A Automotive Doc ID 16057 Rev 1 STA2064 Cartesio™ family Data brief : V , 1.0 ±10%V DDON DD CPU freq. CAN 533 MHz ...

Page 2

Contents Contents 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 3

STA2064 2.6.8 2.7 Specific functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 4

Description 1 Description STA2064 is a highly integrated SOC application processor combining host capability with high performance embedded GPS. STA2064 targets vehicle head units and mobile navigation (PND), telematics, infotainment, advanced audio and connectivity systems. The STA2064 provides all the ...

Page 5

STA2064 2 System description 2.1 MCU ARM1176-JZF advanced risc machine CPU up to 533 MHz (with Vdd greater or equal to 1.20 V and under process and temperature worst case conditions). 2.2 Embedded memories 2.2.1 Embedded SRAM (eSRAM) The embedded ...

Page 6

System description 2.3.6 Real-time clock (RTC) The RTC provides a one second resolution clock. This keeps time when the system is inactive and can be used to wake the system up when a programmed ‘alarm’ time is reached. It has ...

Page 7

STA2064 2.4.2 DDR-SDRAM controller The SDRAM controller has been designed to support up to 1Gbit over each of the two chip selects ( Gbit over a single chip select) of: ● LP DDR-SDRAM ● DDR2 The memory ...

Page 8

System description 2.6 Communication interfaces 2.6.1 USB STA2064 embeds one USB2.0 OTG high-speed interface, featuring: a) High-speed signalling rate at 480 Mbit/s b) Support for full-speed (12 Mbit/s) signaling bit rate c) Support for session request protocol (SRP) and host ...

Page 9

STA2064 2.6.7 AC97 controller AC97 audio controller enables SOC to control external AC97 CODECs using SOC AMBA interconnect implemented in a way to minimize audio data handling by SOC processor with dedicated audio DMA engine. AC97 Audio Controller ...

Page 10

System description MHz. The same divisor will be from when the PLL2 is running at 432 MHz, giving an operating frequency in the range from 216 to 27 MHz. The GPS baseband clock will be derived from ...

Page 11

STA2064 2.7.4 Driving strength and slew rate programmability The IO Driving Strength is programmable for the following interfaces as follows: ● SD/MMC0 ● SD/MMC1 ● LCD ● DRAM The Slew Rate is also controllable for the following interface as follows: ...

Page 12

System features introduction 3 System features introduction In this chapter, an introduction to the main STA2064 system features is given. These will be explained in detail later in this document. 3.1 Power region partition STA2064 is a device targeted to ...

Page 13

STA2064 3.3 Frequency and power range The core voltage range is 1.25 ±4 %V while the IO voltage ranges are 1.8 ±10 %V, 2.5 ± and 3.3 ± 10 %V. Table 2 shows some use cases of STA2064 ...

Page 14

System features introduction 3.4 Power states The following power states are defined: ● OFF: V dd_on retention is kept in the SDRAM ● NORMAL: Each peripheral runs at its nominal speed with the possibility of turning off all the unused ...

Page 15

STA2064 Table 3. Power mode states (continued) Power State 32 kHz OFF off NORMAL on DEEP-SLEEP on off BACKUP on off 3.5 System wakeup and power down Typically the system using STA2064 will never be powered off, even when the ...

Page 16

System features introduction 3.6 IO groups V is split into the following groups: ddio (a) ● V ddio_on ● V (This is split into 5 types: V ddiox ● V (USB 2.0 PHY transceiver) USB The IO supply type and ...

Page 17

STA2064 4 Package information In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ® ...

Page 18

Revision history 5 Revision history Table 4. Document revision history Date 22-Jul-2009 18/19 Revision 1 Initial release. Doc ID 16057 Rev 1 STA2064 Changes ...

Page 19

... STA2064 Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...

Related keywords