mc68hc11d0 Freescale Semiconductor, Inc, mc68hc11d0 Datasheet - Page 51

no-image

mc68hc11d0

Manufacturer Part Number
mc68hc11d0
Description
Mc68hc11d0 Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc11d0CFB
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc68hc11d0CFBE2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc11d0CFBE3
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc11d0CFBE3R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc11d0CFN
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc68hc11d0CFN2
Manufacturer:
FREESCALE
Quantity:
8 831
Part Number:
mc68hc11d0CFN3
Manufacturer:
MOT
Quantity:
5 510
Part Number:
mc68hc11d0CFN3
Manufacturer:
LT
Quantity:
5 510
Part Number:
mc68hc11d0CFN3
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc68hc11d0CFNE2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc11d0CFNE2R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
HPRIO — Highest Priority I-Bit Interrupt and Miscellaneous
5.3.1 Highest Priority Interrupt and Miscellaneous Register
RBOOT — Read Bootstrap ROM
SMOD — Special Mode Select
MDA — Mode Select A
IRVNE — Internal Read Visibility Enable/Not E
TECHNICAL DATA
RESET:
The maskable interrupt sources have the following priority arrangement:
Any one of these interrupts can be assigned the highest maskable interrupt priority by
writing the appropriate value to the PSEL bits in the HPRIO register. Otherwise, the
priority arrangement remains the same. An interrupt that is assigned highest priority is
still subject to global masking by the I bit in the CCR, or by any associated local bits.
Interrupt vectors are not affected by priority assignment. To avoid race conditions,
HPRIO can be written only while I-bit interrupts are inhibited.
The values of the RBOOT, SMOD, IRVNE, and MDA reset bits depend on the mode
during initialization. Refer to Table 5-3.
Has meaning only when the SMOD bit is a one (special bootstrap mode or special test
mode). At all other times this bit is clear and cannot be written. Refer to SECTION 4
OPERATING MODES AND ON-CHIP MEMORY for more information.
This bit reflects the inverse of the MODB input pin at the rising edge of reset. Refer to
SECTION 4 OPERATING MODES AND ON-CHIP MEMORY for more information.
The mode select A bit reflects the status of the MODA input pin at the rising edge of
reset. Refer to SECTION 4 OPERATING MODES AND ON-CHIP MEMORY for more
information.
10. Timer input capture 4/output compare 5
11. Timer overflow
12. Pulse accumulator overflow
13. Pulse accumulator input edge
14. SPI transfer complete
15. SCI system
1. IRQ
2. Real-time interrupt
3. Timer input capture 1
4. Timer input capture 2
5. Timer input capture 3
6. Timer output compare 1
7. Timer output compare 2
8. Timer output compare 3
9. Timer output compare 4
RBOOT
Bit 7
SMOD
Freescale Semiconductor, Inc.
6
For More Information On This Product,
RESETS AND INTERRUPTS
MDA
Go to: www.freescale.com
5
IRVNE
4
PSEL3
3
0
PSEL2
2
1
PSEL1
1
0
$003C
PSEL0
Bit 0
1
5-7

Related parts for mc68hc11d0