mpc8306 Freescale Semiconductor, Inc, mpc8306 Datasheet - Page 43

no-image

mpc8306

Manufacturer Part Number
mpc8306
Description
Powerquicc Ii Pro Integrated Communications Processor Family Hardware Specifications
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mpc8306CVMABDCA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8306CVMACDCA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8306CVMADDCA
Manufacturer:
MAXIM
Quantity:
1 560
Part Number:
mpc8306CVMADDCA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8306CVMAFDCA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8306SCVMABDCA
Manufacturer:
FREESCAL
Quantity:
513
Part Number:
mpc8306SCVMABDCA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8306SCVMABDCA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mpc8306SCVMADDCA
Manufacturer:
FREESCAL
Quantity:
642
Part Number:
mpc8306SCVMAFDCA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mpc8306VMADDCA
Manufacturer:
FREESCALE
Quantity:
101
19.2
The following table and provide the SPI input and output AC timing specifications.
The following figure provides the AC test load for the SPI.
Figure 34
generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge
is the active edge.
Freescale Semiconductor
Output high voltage
Output low voltage
Output low voltage
Input high voltage
Input low voltage
Input current
SPI outputs—Master mode (internal clock) delay
SPI outputs—Slave mode (external clock) delay
SPI inputs—Master mode (internal clock) input setup time
SPI inputs—Master mode (internal clock) input hold time
SPI inputs—Slave mode (external clock) input setup time
SPI inputs—Slave mode (external clock) input hold time
Notes:
1. Output specifications are measured from the 50% level of the rising edge of SPICLK to the 50% level of the signal. Timings
2. The symbols used for timing specifications follow the pattern of t
3. All units of output delay must be enabled for 8306 output port spimosi (SPI Master Mode)
4. delay units must not be enabled for Slave Mode.
are measured at the pin.
inputs and t
outputs internal timing (NI) for the time t
valid (V).
MPC8306 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 2
SPI AC Timing Specifications
and
(first two letters of functional block)(reference)(state)(signal)(state)
Characteristic
Figure 35
Characteristic
Output
represent the AC timing from
Table 48. SPI DC Electrical Characteristics
Table 49. SPI AC Timing Specifications
SPI
memory clock reference (K) goes from the high state (H) until outputs (O) are
Figure 33. SPI AC Test Load
Z
Symbol
0
V
V
V
= 50 
V
V
I
OH
OL
IN
OL
IH
IL
0 V  V
I
I
OH
I
Table
OL
OL
Condition
(first two letters of functional block)(signal)(state)(reference)(state)
for outputs. For example, t
= –6.0 mA
= 3.2 mA
= 6.0 mA
IN
 OV
49. Note that although the specifications
Symbol
t
t
t
t
NEKHOV
t
t
NIKHOV
NEIVKH
NEIXKH
NIIVKH
NIIXKH
R
L
DD
= 50 
2
1
–0.3
Min
2.4
2.0
OV
Min
0.5
2
6
0
4
2
DD
NIKHOV
/2
OV
symbolizes the NMSI
DD
Max
0.5
0.4
0.8
±5
Max
6
8
+ 0.3
Unit
Unit
A
ns
ns
ns
ns
ns
ns
V
V
V
V
V
for
SPI
43

Related parts for mpc8306