w25q80bv Winbond Electronics Corp America, w25q80bv Datasheet - Page 25

no-image

w25q80bv

Manufacturer Part Number
w25q80bv
Description
8m-bit Serial Flash Memory With Dual And Quad Spi
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
w25q80bvC1D
Quantity:
1 000
Company:
Part Number:
w25q80bvC1D
Quantity:
1 000
Part Number:
w25q80bvIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSIG
Manufacturer:
WINBOND
Quantity:
21 660
Part Number:
w25q80bvSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSSIG
Manufacturer:
Winbond
Quantity:
2 100
Part Number:
w25q80bvSSIG
Manufacturer:
WINBOND
Quantity:
192
Part Number:
w25q80bvSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSSIG
0
Company:
Part Number:
w25q80bvSSIG
Quantity:
28
Company:
Part Number:
w25q80bvSSIG
Quantity:
28
Part Number:
w25q80bvUXIG
Manufacturer:
RICHTEK
Quantity:
3 492
Part Number:
w25q80bvZPIG
Manufacturer:
ATMEL
Quantity:
401
W25Q80BV
10.2.10 Read Data (03h)
The Read Data instruction allows one or more data bytes to be sequentially read from the memory. The
instruction is initiated by driving the /CS pin low and then shifting the instruction code “03h” followed by
a 24-bit address (A23-A0) into the DI pin. The code and address bits are latched on the rising edge of the
CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out
on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The address is automatically
incremented to the next higher address after each byte of data is shifted out allowing for a continuous
stream of data. This means that the entire memory can be accessed with a single instruction as long as
the clock continues. The instruction is completed by driving /CS high.
The Read Data instruction sequence is shown in figure 9. If a Read Data instruction is issued while an
Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any
effects on the current cycle. The Read Data instruction allows clock rates from D.C. to a maximum of f
R
(see AC Electrical Characteristics).
Figure 9. Read Data Instruction Sequence Diagram
Publication Release Date: March 26, 2009
- 25 -
Preliminary - Revision A

Related parts for w25q80bv