s-24c128ci-t8t1u3 Seiko Instruments Inc., s-24c128ci-t8t1u3 Datasheet - Page 18

no-image

s-24c128ci-t8t1u3

Manufacturer Part Number
s-24c128ci-t8t1u3
Description
2-wire Serial Eeprom S-24c128c 128k-bit
Manufacturer
Seiko Instruments Inc.
Datasheet
18
2-WIRE CMOS SERIAL E
S-24C128C
LINE
SDA
ADDRESS
7. 3 Sequential Read
DEVICE
When the S-24C128C receives a 7-bit device address and a 1-bit read / write instruction code set to “1”
following a start condition both in current address read and random read, it responds with an acknowledge.
When an 8-bit data is output from the S-24C128C synchronous to the SCL clock, the address counter is
automatically incremented.
When the master device responds with an acknowledge, the data at the next memory address is transmitted.
Response with an acknowledge by the master device has the memory address counter in the S-24C128C
incremented and makes it possible to read data in succession. This is called “Sequential Read”.
The master device outputs stop condition not an acknowledge, the reading of S-24C128C is ended.
Data can be read in succession in the sequential read mode. When the memory address counter reaches the
last word address, it rolls over to the first word address.
W
R
E
A
D
R
1
/
A
C
K
D7
DATA (n)
2
PROM
D0
Figure 18 Sequential Read
A
C
K
D7
Seiko Instruments Inc.
DATA (n+1)
D0
A
C
K
D7
DATA (n+2)
D0
C
A
K
D7
Master Device
NO ACK from
Rev.2.0
DATA (n+x)
_00_H
D0
O
S
T
P

Related parts for s-24c128ci-t8t1u3