s-24c32c Seiko Instruments Inc., s-24c32c Datasheet
s-24c32c
Available stocks
Related parts for s-24c32c
s-24c32c Summary of contents
Page 1
... SII is indispensable. 2 PROM The S-24C32C/64C is a 2-wire, low current consumption and wide range operation serial E capacity of 32 K-bit and 64 K-bit, and the organization is 4096 words 8-bit, 8192 words read are available. ...
Page 2
... GND 4 Figure 1 S-24C32CI-J8T1U3 S-24C64CI-J8T1U3 8-Pin TSSOP Top view GND 4 5 Figure 2 S-24C32CI-T8T1U3 S-24C64CI-T8T1U3 2 2 PROM Pin No Symbol 1 A0 VCC SCL 4 GND 5 SDA SDA SCL VCC *1. All input pins have the CMOS structure. Do not set the input pins in high impedance during operation ...
Page 3
... All input pins have the CMOS structure. Do not set the input pins in high impedance during operation. Remark See Dimensions for details of the package drawings. Seiko Instruments Inc. 2-WIRE CMOS SERIAL E S-24C32C/64C Table 3 Description Slave address input Slave address input Slave address input ...
Page 4
... CMOS SERIAL E S-24C32C/64C Block Diagram SCL Start / Stop Detector SDA Device Address Comparator PROM Serial Clock Controller LOAD COMP LOAD INC Address Counter Y Decoder D OUT Figure 5 Seiko Instruments Inc. Rev.2.0 _00_H VCC WP GND Voltage Detector High-Voltage Generator ...
Page 5
... Table 7 Condition (SCL, A0, A1, A2, WP (SDA Table 8 Operation Ambient Temperature 25°C Table 9 Operation Ambient Temperature 25°C Seiko Instruments Inc. 2-WIRE CMOS SERIAL E S-24C32C/64C 0.3 to 6.5 0.3 to 6.5 0 150 Min. Max. 1.6 5.5 1.7 5.5 0.7 V 5.5 CC 0.3 0 (Ta = 25° 1.0 MHz, V Min ...
Page 6
... CMOS SERIAL E S-24C32C/64C DC Electrical Characteristics Item Current consumption (READ) Item Current consumption (WRITE) Item Symbol Standby current I SB consumption Input leakage current 1 I LI1 Input leakage current 2 I LI2 Output leakage current I LO Input current Input current Input Impedance 1 ...
Page 7
... Figure 7 Bus Timing Seiko Instruments Inc. 2-WIRE CMOS SERIAL E Input pulse voltage Output reference voltage 0 0 Figure 6 I/O Waveform during AC Measurement = 1 5 Max. 400 0.9 0.3 0 SU.DAT PROM S-24C32C/64C 0 0 Unit kHz ...
Page 8
... CMOS SERIAL E S-24C32C/64C Item Write time Start Condition SCL SDA t WS1 WP (valid WS2 (invalid PROM Table Symbol Min Acknowledgment Write data Signal D0 Figure 8 Write Cycle Timing Seiko Instruments Inc 5.5 V Unit Max. 5.0 ms Stop Condition WH1 ...
Page 9
... Pin Functions 1. A0, A1 and A2 (Slave Address Input) Pins In the S-24C32C/64C, to set the slave address, connect each pin of A0, A1 GND or V can set 8 types of slave address by a combination of A0, A1, A2 pins. Comparing the slave address transmitted from the master device and one that you set, makes possible to select the S-24C32C/64C from other devices connected onto the bus ...
Page 10
... Stop is identified by a low to high transition of the SDA line while the SCL line is stable at high. When a device receives a stop condition during a read sequence, the read operation is interrupted, and the device enters standby mode. When a device receives a stop condition during a write sequence, the reception of the write data is halted, and the S-24C32C/64C initiates a write cycle. t SU.STA SCL ...
Page 11
... When an internal write cycle is in progress, the device does not generate an acknowledge. SCL 2 (E PROM Input) SDA (Master Output) SDA 2 (E PROM Output) Start Condition t t SU.DAT HD.DAT Figure 11 Data Transmission Timing 1 Figure 12 Acknowledge Output Timing Seiko Instruments Inc. 2-WIRE CMOS SERIAL E S-24C32C/64C 8 9 Acknowledge Output PROM ...
Page 12
... The upper 4 bits of the device address are the “Device Code”, and are fixed to “1010”. In the S-24C32C/64C, successive 3 bits are the “Slave Address”. These 3 bits are used to identify a device on the system bus and is compared with the predetermined value which is defined by the address input pins (A2, A1, A0). ...
Page 13
... When the master sends a 7-bit device address and a 1-bit read / write instruction code set to “0”, following a start condition, the S-24C32C/64C acknowledges it. The S-24C32C/64C then receives a upper 8-bit word address and responds with an acknowledge. And the S-24C32C/64C receives a lower 8-bit word address and responds with an acknowledge. After the S-24C32C/64C receives 8-bit write data and responds with an acknowledge, it receives a stop condition and that initiates the write cycle at the addressed memory ...
Page 14
... S-24C32C/64C 6. 2 Page Write The page write mode allows bytes to be written in a single write operation in the S-24C32C/64C. Its basic process to transmit data is as same as byte write, but it operates page write by sequentially receiving 8-bit write data as much data as the page size has. ...
Page 15
... Figure not using the write protect, connect the WP pin to GND or set it open. The write protect is valid in the range of operation power supply voltage. As seen in Figure 16 when the write protect is valid, the S-24C32C/64C does not generate an acknowledgment signal after data input. S ...
Page 16
... S-24C32C/64C (slave device). That is, if the S-24C32C/64C does not generate an acknowledgment signal, the write cycle is in progress and if the S-24C32C/64C generates an acknowledgment signal, the write cycle has been completed. ...
Page 17
... Address Read”. In the following the address counter in the S-24C32C/64C is assumed to be “n”. When the S-24C32C/64C receives a 7-bit device address and a 1-bit read / write instruction code set to “1” following a start condition, it responds with an acknowledge. Next, an 8-bit data at the address “n” is sent from the S-24C32C/64C synchronous to the SCL clock. The address counter is incremented and the content of the address counter becomes n 1 ...
Page 18
... That is, when the S-24C32C/64C receives a 7-bit device address and a 1-bit read / write instruction code set to “1”, following a start condition signal, it responds with an acknowledge. Next, 8-bit data is transmitted from the S-24C32C/64C in synchronous to the SCL clock ...
Page 19
... Sequential Read When the S-24C32C/64C receives a 7-bit device address and a 1-bit read / write instruction code set to “1” following a start condition both in current address read and random read, it responds with an acknowledge. When an 8-bit data is output from the S-24C32C/64C synchronous to the SCL clock, the address counter is automatically incremented ...
Page 20
... Its detection and release voltages are 1.20 V typ. (Refer to Figure 21). The S-24C32C/64C cancels Write by detecting a low power supply voltage when it receives a stop condition. In the data trasmission and the Write operation, data in the address written during the low power supply voltage is not assurable ...
Page 21
... The S-24C32C/64C cannot transmit normally without using a pull-up resistor. In case that the SCL input pin of the S-24C32C/64C is connected to the Nch open drain output pin of the master device, connect the SCL pin with a pull-up resistor. As well, in case the SCL input pin of the S-24C32C/64C is connected to the tri-state output pin of the master device, connect the SCL pin with a pull-up resistor in order not to set it in high impedance ...
Page 22
... CMOS SERIAL E S-24C32C/64C WP A0, A1 PROM Figure 24 WP Pin Figure 25 A0, A1, A2 Pins Seiko Instruments Inc. Rev.2.0 _00_H ...
Page 23
... S-24C32C/64C interrupted, the users need to handle it as you do for software. In the S-24C32C/64C, users are able to reset the internal circuit by inputting a start condition and a stop condition. Although the reset signal is input to the master device, the S-24C32C/64C’s internal circuit does not go in reset, but it does by inputting a stop condition to the S-24C32C/64C ...
Page 24
... For example, if the power supply voltage is 5 must be raised within 200 ms. V (Max.) 0.2 V INIT * means there is no difference in potential between the VCC pin and the GND pin of the S-24C32C/64C. * the time required to initialize the S-24C32C/64C. No instructions are accepted during this time. INIT 24 2 PROM = 200 ms seen in Figure 28 ...
Page 25
... In this case, S-24C32C/64C may perform the Write operation. The voltage drops due to power off while the S-24C32C/64C is being accessed. Even if the master device is reset due to the low power voltage, the S-24C32C/64C may malfunction unless the power-on-clear operation conditions of S-24C32C/64C are satisfied ...
Page 26
... CMOS SERIAL E S-24C32C/64C 5. 2 Initialization time The S-24C32C/64C initializes at the same time when the power supply voltage is raised. Input instructions to the S-24C32C/64C after initialization. S-24C32C/64C does not accept any instruction during initialization. Figure 29 shows the initialization time of the S-24C32C/64C. Initialization Time ...
Page 27
... The S-24C32C/64C may error if it does not recognize a start / stop condition correctly during transmission recommended to set the delay time of 0.3 s minimum from a falling edge of SCL for the SDA. This is to prevent S-24C32C/64C from going in a start / stop condition due to the time lag caused by the load of the bus line. ...
Page 28
... CMOS SERIAL E S-24C32C/64C 8. Operation when input stop condition during input write data The S-24C32C/64C does the write operation only when it receives data of 1 byte or more and receives a stop condition immediately after ACK output. Refer to Figure 32 regarding details UPPER ...
Page 29
... Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit. ● SII claims no responsibility for any and all disputes arising out connection with any infringement of the products including this IC upon patents owned by a third party. 2-WIRE CMOS SERIAL E Seiko Instruments Inc. 2 PROM S-24C32C/64C 29 ...
Page 30
... Package name (abbreviated) and IC packing specification J8T1: 8-Pin SOP (JEDEC), Tape T8T1: 8-Pin TSSOP, Tape K8T3: TMSOP-8, Tape Fixed Product name S-24C32C: 32 K-bit S-24C64C: 64 K-bit Package name (abbreviated) and IC packing specification I8T1: SNT-8A, Tape Fixed Product name S-24C32C: 32 K-bit Seiko Instruments Inc. Rev.2.0 _00_H ...
Page 31
...
Page 32
...
Page 33
...
Page 34
...
Page 35
...
Page 36
...
Page 37
...
Page 38
...
Page 39
...
Page 40
...
Page 41
...
Page 42
...
Page 43
...
Page 44
... Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited. The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc ...