lm5066pmhx National Semiconductor Corporation, lm5066pmhx Datasheet
![no-image](/images/no-image-200.jpg)
lm5066pmhx
Available stocks
Related parts for lm5066pmhx
lm5066pmhx Summary of contents
Page 1
... A black box (Telemetry/Fault Snap- shot) function captures and stores telemetry data and device status in the event of a warning or a fault. Typical Application Schematic © 2011 National Semiconductor Corporation LM5066 Features ■ Input voltage range: 10V to 80V ■ ...
Page 2
... Connection Diagram Solder exposed pad to ground. Ordering Information Order Number LM5066PMH NOPB LM5066PMHE NOPB LM5066PMHX NOPB Pin Descriptions Pin Name Description No. Pad Exposed Pad Exposed pad of TSSOP package 1 OUT Output feedback 2 GATE Gate drive output 3 SENSE Current sense input 4 VIN_K Positive supply kelvin pin The input voltage is measured on this pin. ...
Page 3
Pin Name Description No. 10 GND Circuit ground 11 SDAI SMBus data input pin 12 SDAO SMBus data output pin 13 SCL SMBus clock 14 SMBA SMBus alert line 15 VREF Internal Reference 16 DIODE External diode 17 VAUX Auxiliary ...
Page 4
Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. VIN, VIN_K, GATE, UVLO/EN, OUT, SENSE, PGD to GND (Note 6) OVLO, FB, TIMER, PWR to GND SCL, SDAI, ...
Page 5
Symbol Parameter Power Limit (PWR Pin) PWR Power limit sense voltage (VIN- LIM SENSE) I PWR pin current PWR R PWR pin impedance when disabled SAT(PWR) Gate Control (GATE Pin) I Source current GATE Fault Sink current POR Circuit Breaker ...
Page 6
Symbol Parameter ADC and MUX Resolution INL Integral Non-Linearity t Acquisition + Conversion Time ACQUIRE t Acquisition Round Robin Time RR Telemetry Accuracy I Current input full scale range INFSR I Current input LSB INLSB V VAUX input full scale ...
Page 7
Typical Performance Characteristics apply 25° 48V. All graphs show junction temperature Pin Current IN 8.0 7 80V 7 48V 6.5 6 10V 5.5 5.0 ...
Page 8
V at Power Limit Threshold SNS kΩ PWR 30 25 VIN = 24V 20 VIN = 48V 15 10 VIN = 80V 5 0 -40 - 100 120 140 TEMPERATURE (°C) UVLO ...
Page 9
FB Pin Hysteresis -23.0 -23.5 -24.0 -24.5 -25.0 -25.5 -26.0 -60 -40 - 100120140 TEMPERATURE (°C) Circuit Breaker Threshold 200 180 CL = GND, CB/CL BIT = HIGH 160 140 120 CL = VDD, CB/CL ...
Page 10
MOSFET Power Dissipation Limit vs. R (VIN = 48V) 300 mΩ mΩ mΩ 250 mΩ 200 150 100 PWR (kΩ) Startup ...
Page 11
Current Limit Event (CL = VDD) 30115996 2 ms/DIV Retry Event (RETRY = GND) 30115998 500 ms/DIV Circuit Breaker Event (CL = VDD) 500 µs/DIV Latch Off (RETRY = VDD) 200 ms/DIV 11 30115997 30115999 www.national.com ...
Page 12
Block Diagram Functional Description The inline protection functionality of the LM5066 is designed to control the in-rush current to the load upon insertion of a circuit card into a live backplane or other “hot” power source, thereby limiting the voltage ...
Page 13
Power Up Sequence The VIN operating range of the LM5066 is 10V to 80V, with a transient capability to 100V. Referring the voltage at VIN initially increases, the external N- channel MOSFET ( held off ...
Page 14
Gate Control A charge pump provides the voltage at the GATE pin to en- hance the N-Channel MOSFET’s gate (Q operating conditions (t in Figure 2) the gate charged by an internal 20 µA current source. The ...
Page 15
The current limit threshold pin value may be overridden by setting appropriate bits in the DEVICE_SETUP register (D9h). Circuit Breaker If the load current increases rapidly (e.g., the load is ...
Page 16
Under-Voltage Lockout (UVLO) The series pass MOSFET ( enabled when the input 1 supply voltage ( within the operating range defined by IN the programmable under-voltage lockout (UVLO) and over- voltage lockout (OVLO) levels. Typically the ...
Page 17
FB pin is below its threshold, the 20 µA current source disabled. As the output voltage increases, taking FB above its threshold, the current source is enabled, sourcing current out of the pin, raising the voltage ...
Page 18
Application Section DESIGN-IN PROCEDURE Refer to Figure 6 for Typical Application Circuit. The following is the step-by-step procedure for hardware design of the LM5066. This procedure refers to section numbers that pro- vide detailed information on the following design steps. ...
Page 19
The maximum continuous current rating should be based on the current limit threshold (e.g., 26 mV/R the maximum load current, since the circuit can operate near the current limit threshold continuously. - The Pulsed Drain Current spec (I ) ...
Page 20
The programmed maxi- mum power dissipation should have a reasonable margin from the maximum power defined by the SOA chart, espe- cially if retry is enabled, because the MOSFET will be repeat- edly ...
Page 21
TIMER CAPACITOR The TIMER pin capacitor (C ) sets the timing for the insertion T time delay, fault timeout period, and the restart timing of the LM5066. A) Insertion Delay - Upon applying the system voltage (V to ...
Page 22
FIGURE 10. UVLO and OVLO Thresholds Set By R1-R3 The procedure to calculate the resistor values is as follows: - Choose the upper UVLO threshold (V UVLO threshold (V ). UVL - Choose the upper OVLO threshold (V - The ...
Page 23
The four resistor values are calculated as follows: - Choose the upper and lower UVLO thresholds (V - Choose the upper and lower OVLO threshold ( OVL As an example, assume the application requires the following thresholds: V ...
Page 24
POWER GOOD PIN When the voltage at the FB pin increases above its threshold the internal pulldown acting on the PGD pin is disabled al- lowing PGD to rise to V through the pull-up resistor, R PGD as shown in ...
Page 25
SYSTEM CONSIDERATIONS A) Continued proper operation of the LM5066 hot swap circuit requires a voltage clamping element present on the supply side of the connector into which the hot swap circuit is plugged in. A TVS is ideal, as depicted ...
Page 26
FIGURE 17. Recommended Board Connector Design 26 30115953 ...
Page 27
PMBus ™ Command Support The device features an SMBus interface that allows the use of PMBus commands to set warn levels, error masks, and get Code Name 01h OPERATION 03h CLEAR_FAULTS 19h CAPABILITY 43h VOUT_UV_WARN_LIMIT 4Fh OT_FAULT_LIMIT 51h OT_WARN_LIMIT 57h ...
Page 28
Code Name D4h MFR_SPECIFIC_04 MFR_PIN_OP_WARN_LIMIT D5h MFR_SPECIFIC_05 READ_PIN_PEAK D6h MFR_SPECIFIC_06 CLEAR_PIN_PEAK D7h MFR_SPECIFIC_07 GATE_MASK D8h MFR_SPECIFIC_08 ALERT_MASK D9h MFR_SPECIFIC_09 DEVICE_SETUP DAh MFR_SPECIFIC_10 BLOCK_READ DBh MFR_SPECIFIC_11 SAMPLES_FOR_AVG DCh MFR_SPECIFIC_12 READ_AVG_VIN DDh MFR_SPECIFIC_13 READ_AVG_VOUT DEh MFR_SPECIFIC_14 READ_AVG_IIN DFh MFR_SPECIFIC_15 READ_AVG_PIN E0h MFR_SPECIFIC_16 ...
Page 29
STANDARD PMBus COMMANDS OPERATION (01h) The OPERATION command is a standard PMBus command that controls the MOSFET switch. This command may be used to switch the MOSFET ON and OFF under host control also used to re-enable the ...
Page 30
The VIN_OV_WARN_LIMIT command is a standard PMBus command that allows configuring or reading the threshold for the VIN over-voltage warning detection. Reading and writing to this register should use the coefficients shown in the Telemetry and Warning Conversion Coefficients Table. ...
Page 31
Bit NAME 2 TEMPERATURE 1 CML 0 None of the Above STATUS_VOUT (7Ah) The STATUS_VOUT command is a standard PMBus com- mand that returns the value of the VOUT UV Warn flag. Bit NAME 7 VOUT OV Fault 6 VOUT ...
Page 32
STATUS_CML (7Eh) The STATUS_CML is a standard PMBus command that re- turns the value of a number of flags related to communication Bit Miscellaneous communications fault has occurred 0 STATUS_MFR_SPECIFIC (80h) The STATUS_MFR_SPECIFIC ...
Page 33
TABLE 20. MFR_MODEL Register Byte Name 0 Number of bytes 1 MFR ID-1 2 MFR ID-2 3 MFR ID-3 4 MFR ID-4 5 MFR ID-5 6 MFR ID-6 7 MFR ID-7 8 MFR ID-8 MFR_REVISION (9Bh) The MFR_REVISION command is ...
Page 34
TABLE 25. MFR_IIN_OC_WARN_LIMIT Register Value Meaning 0h – 0FFEh Value for input over-current warn limit 0FFFh Input over-current warning disabled MFR_SPECIFIC_04: MFR_PIN_OP_WARN_LIMIT (D4h) The MFR_PIN_OP_WARN_LIMIT PMBus command sets the input over-power warning threshold. In the event that the input power ...
Page 35
BIT MFR_SPECIFIC_09: DEVICE_SETUP (D9h) The DEVICE_SETUP command may be used to override pin settings to define operation of the LM5066 under host control. This command is accessed with the PMBus read / write byte ...
Page 36
AVGN AVGN 1001 512 1010 1024 1011 2048 1100 4096 Note that a change in the SAMPLES_FOR_AVG register will not be reflected in the average telemetry measurements until the present averaging interval has completed. The default setting ...
Page 37
MFR_SPECIFIC_17: READ_DIAGNOSTIC_WORD (E1h) The READ_DIAGNOSTIC_WORD PMBus command will re- port all of the LM5066 faults and warnings in a single read operation. The standard response to the assertion of the SM- BA signal of issuing multiple read requests to various ...
Page 38
FIGURE 18. Command/Register and Alert Flow Diagram www.national.com 38 301159a2 ...
Page 39
Reading and Writing Telemetry Data and Warning Thresholds All measured telemetry data and user programmed warning thresholds are communicated in 12-bit two’s compliment bi- nary numbers read/written in 2 byte increments conforming to the Direct format as described in section ...
Page 40
TABLE 42. Current and Power Telemetry and Warning Conversion Coefficients (R Commands *READ_IIN, READ_AVG_IIN MFR_IIN_OC_WARN_LIMIT *READ_IIN, READ_AVG_IIN MFR_IIN_OC_WARN_LIMIT *READ_PIN, READ_AVG_PIN, READ_PIN_PEAK MFR_PIN_OP_WARN_LIMIT *READ_PIN, READ_AVG_PIN, READ_PIN_PEAK MFR_PIN_OP_WARN_LIMIT Care must be taken to adjust the exponent coefficient, R, such that the value ...
Page 41
Reading Input and Output Voltage Coefficients for VIN and VOUT are fixed and are consistent between read telemetry measurements (e.g., READ_VIN, READ_AVG_VIN) and warning Step 1. Determine m' based on full scale analog input and full scale digital range: 2. ...
Page 42
Determining Telemetry Coefficients Empirically with Linear Fit The coefficients for telemetry measurements and warning thresholds presented in Table 41 are adequate for the ma- jority of applications. Current and power coefficients must be calculated per application as they are dependent ...
Page 43
PMBus™ Address Lines (ADR0, ADR1, ADR2) The three address lines are to be set high (connect to VDD), low (connect to GND), or open to select one of 27 addresses ADR2 ...
Page 44
SMBus Communications Timing Requirements Symbol F SMBus Operating Frequency SMB T Bus free time between Stop and Start Condition BUF T Hold time after (Repeated) Start Condition. After this HD:STA period, the first clock is generated. T Repeated Start Condition ...
Page 45
SMBA Response The SMBA effectively has two masks: 1. The Alert Mask Register at D8h, and 2. The ARA Automatic Mask. The ARA Automatic Mask is a mask that is set in response to a successful ARA read. An ARA ...
Page 46
Physical Dimensions www.national.com inches (millimeters) unless otherwise noted NS Package Number MXA28A 46 ...
Page 47
Notes 47 www.national.com ...
Page 48
... National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. ...