tza3015hw NXP Semiconductors, tza3015hw Datasheet - Page 43

no-image

tza3015hw

Manufacturer Part Number
tza3015hw
Description
30 Mbit/s To 3.2 Gbit/s A-rate 4-bit Fibre Optic Transceiver
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tza3015hw/N1
Manufacturer:
SAMSUNG
Quantity:
9 600
Philips Semiconductors
Table 49 Register TXOCTDIV (address: E0h, default value: 00h)
Table 50 Register TXMAINDIV1 (address: E1h, default value: 01h)
Table 51 Register TXMAINDIV0 (address: E2h, default value: 00h)
2003 Dec 16
7
1
0
0
7
0
7
0
7
0
x
x
x
30 Mbit/s to 3.2 Gbit/s A-rate
4-bit fibre optic transceiver
6
1
0
0
6
x
0
6
x
0
6
x
0
5
1
5
0
5
0
5
0
x
x
x
4
0
4
0
4
0
4
0
x
x
x
BIT
BIT
BIT
BIT
3
0
3
x
0
3
x
0
3
x
0
2
0
2
0
0
0
0
1
1
1
0
2
0
2
0
x
x
1
0
1
0
1
0
1
0
0
0
1
1
0
0
1
x
x
0
0
0
0
1
0
1
0
1
0
0
0
x
1
0
x
0
division ratio divider N; TXN8 = MSB
division ratio divider N; TXN0 = LSB
DDR clock frequency mode for RXPC
DDR programming by I2C-bus
division ratio octave divider M; octave selection
DDR mode enabled
normal operating mode
enable I2C-bus programming
enable programming by pin ENDDR
M = 1; octave number 0
M = 2; octave number 1
M = 4; octave number 2
M = 8; octave number 3
M = 16; octave number 4
M = 32; octave number 5
M = 64; octave number 6
43
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
PARAMETER
PARAMETER
PARAMETER
PARAMETER
Preliminary specification
TZA3015HW
RXPCDDREN
I2CDDR
default value
TXDIV_M[2:0]
reserved
default value
TXN8
reserved
default value
TXN[7:0]
default value
NAME
NAME
NAME
NAME

Related parts for tza3015hw