l6393 STMicroelectronics, l6393 Datasheet
l6393
Available stocks
Related parts for l6393
l6393 Summary of contents
Page 1
... L6393D013TR March 2008 Half-bridge gate driver SO-14 SO-14 Description The L6393 is a high-voltage device manufactured with the BCD "OFF-LINE" technology. It has a monolithic half-bridge gate driver for N-channel Power MOSFET or IGBT. The high side (floating) section is designed to stand a voltage rail up to 600 V. The logic inputs are CMOS/TTL compatible down to 3.3 V for easy of interfacing µ ...
Page 2
... Truth table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 4 Electrical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 4.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 4.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 4.3 Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 5 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 5.1 AC operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 5.2 DC operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 6 Waveforms definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 7 Typical application diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 8 Bootstrap driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 8.1 CBOOT selection and charging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 9 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 10 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 2/20 L6393 ...
Page 3
... L6393 1 Block diagram Figure 1. Block diagram DETECTION 1 PHASE 3 BRAKE CPOUT GND BOOTSTRAPDRIVER FLOATINGSTRUCTURE from LVG DETECTION LEVEL SHIFTER LOGIC SHOOT THROUGH PREVENTION COMPARATOR DEAD TIME Block diagram 14 BOOT UV HVG DRIVER S 13 HVG R 12 OUT V CC LVG DRIVER ...
Page 4
... Comparator output (open drain) P Ground I Comparator negative input I Comparator positive input (1) O Low side driver output Not connected P High side (floating) common voltage (1) O High side driver output P Bootstrapped supply voltage L6393 14 BOOT 13 HVG 12 OUT LVG CP CP- Function > This CC ...
Page 5
... Note: X: don’t care In the L6393 IC the two input signals PHASE and BRAKE are fed into an AND logic port and the resulting signal is in phase with the high side output HVG and in opposition of phase with the low side output LVG. This means that if BRAKE is kept to high level, the PHASE signal drives the half-bridge in phase with the HVG output and in opposition of phase with the LVG output ...
Page 6
... Thermal resistance junction to ambient max. th(JA) 6/20 Parameter = 85 °C) A Parameter Value 0.3 boot boot - 0 -0 0 0.3 to 620 0 0.3 out boot -0 +0 TBD 150 -50 to 150 SO-14 DIP-14 165 100 L6393 Unit V/ns mW °C °C Unit °C/W ...
Page 7
... L6393 4.3 Recommended operating conditions Table 6. Recommended operating conditions Symbol Pin V 12 Output voltage out ( Floating supply voltage BS f Switching frequency Supply Voltage cc Junction Temperature the condition TBD V < 580 boot out Parameter Test condition ...
Page 8
... kΩ; nF;C = 100 136 kΩ; nF;C = 100 260 kΩ; nF;C = 100 1000 1000 pF L L6393 Min Typ Max Unit 125 ns 125 ns 125 µs 0.15 µs 0.5 µs 1.5 µs 2 TBD ns TBD ns TBD ns 75 ...
Page 9
... L6393 Figure 3. Timing 50% Logic Input (PHASE or BRAKE 90% HVG 10 50% Logic Input (PHASE or BRAKE 90% LVG 10% t off 50 90% LVG/HVG 10 Electrical characteristics 50 90% 10% t off 50 90 90% 10% t off 9/20 ...
Page 10
... BRAKE = Ω GND 0 PHASE and BRAKE = Ω GND 0 600 V hvg out boot LVG ON L6393 = +25 °C) J Min Typ Max Unit 600 1500 mV 9.5 V 8.0 V µA 110 150 µA 600 1000 600 1000 mV 9 ...
Page 11
... L6393 Table 8. DC opereation electrical characteristics (V Symbol Pin Parameter Driving buffers section High/low side source short I so circuit current 10, 13 High/low side sink short I si circuit current Logic inputs Low level logic threshold V il voltage High level logic threshold V ih voltage PHASE logic “ ...
Page 12
... Waveforms definition 6 Waveforms definition Figure 4. Dead time waveform definition PHASE BRAKE LVG DT HVG 12/ L6393 DT ...
Page 13
... L6393 7 Typical application diagram Figure 5. Application diagram from LVG UV DETECTION 1 PHASE 3 BRAKE SD 2 CPOUT GND BOOTSTRAP DRIVER FLOATING STRUCTURE UV DETECTION LEVEL SHIFTER LOGIC SHOOT THROUGH PREVENTION COMPARATOR DEAD TIME Typical application diagram 14 BOOT H.V. HVG DRIVER S HVG 13 R OUT ...
Page 14
... drop ch arg e dson (Figure 6.a). In the L6393 a patented gate gate is proportional to the cyclical voltage loss. EXT = 100 nF the drop would be BOOT selection has to take into account also the time in which both conditions are (typical value: DSon ...
Page 15
... L6393 where Q is the gate charge of the external power MOS, R gate bootstrap DMOS, and T For example: using a power MOS with a total gate charge the drop on the bootstrap DMOS is about the T V has to be taken into account when the voltage drop on C drop is too high, or the circuit topology doesn’ ...
Page 16
... These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK trademark. ECOPACK specifications are available at: 16/20 www.st.com L6393 ...
Page 17
... L6393 Figure 7. DIP-14 mechanical data and package dimensions DIM. MIN. TYP. a1 0. 2.54 e3 15. 1.27 mm inch MAX. MIN. TYP. MAX. 0.020 1.65 0.055 0.065 0.5 0.020 0.010 20 0.787 8.5 0.335 0.100 0.600 7.1 0.280 5.1 0.201 3.3 0.130 2.54 0.050 0.100 Package mechanical data OUTLINE AND ...
Page 18
... Mold flash, protusions or gate burrs shall not exceed 0.15mm per side. 18/20 mm inch TYP. MAX. MIN. TYP. MAX. 1.75 0.053 0.069 0.30 0.004 0.012 1.65 0.043 0.065 0.51 0.013 0.020 0.25 0.007 0.01 8.75 0.337 0.344 4.0 0.150 0.157 1.27 0.050 6.20 0.228 0.244 0.50 0.01 0.02 1.27 0.016 0.050 0° (min.), 8° (max.) 0.10 0.004 L6393 OUTLINE AND MECHANICAL DATA SO-14 0016019 D ...
Page 19
... L6393 10 Revision history Table 10. Document revision history Date 03-Mar-2008 Revision 1 Initial release Revision history Changes 19/20 ...
Page 20
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 20/20 Please Read Carefully: © 2008 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com L6393 ...