m40z300 STMicroelectronics, m40z300 Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
m40z300
Manufacturer Part Number
m40z300
Description
Nvram Controller For Up To Eight Lpsram
Manufacturer
STMicroelectronics
Datasheet
1.M40Z300.pdf
(25 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
m40z300WHM1
Manufacturer:
ST
Quantity:
103
Company:
Part Number:
m40z300WHM6
Manufacturer:
ATMEL
Quantity:
9
Part Number:
m40z300WMH1
Manufacturer:
ST
Quantity:
20 000
Part Number:
m40z300WMH6
Manufacturer:
ST
Quantity:
20 000
2.1
Table 2.
Figure 6.
Note:
2.2
10/25
E
H
L
L
L
L
Two to four decode
The M40Z300/W includes a 2 input (A, B) decoder which allows the control of up to 4
independent SRAMs. The Truth Table for these inputs is shown in
Truth table
Address-decode time
During system design, compliance with the SRAM timing parameters must comprehend the
propagation delay between E1
Data retention lifetime calculation
Most low power SRAMs on the market today can be used with the M40Z300/W NVRAM
SUPERVISOR. There are, however some criteria which should be used in making the final
choice of which SRAM to use. The SRAM must be designed in a way where the chip enable
input disables all other inputs to the SRAM. This allows inputs to the M40Z300/W and
SRAMs to be “Don't Care” once V
guarantee data retention down to V
sufficient to meet the system needs with the chip enable propagation delays included. If the
SRAM includes a second chip enable pin (E2), this pin should be tied to V
If data retention lifetime is a critical parameter for the system, it is important to review the
data retention current specifications for the particular SRAMs being evaluated. Most SRAMs
specify a data retention current at 3.0V. Manufacturers generally specify a typical condition
for room temperature along with a worst case condition (generally at elevated
temperatures). The system level requirements will determine the choice of which value to
use.
The data retention current value of the SRAMs can then be added to the I
M40Z300/W to determine the total current requirements for data retention. The available
A, B
E
E1 CON - E4 CON
Inputs
B
H
H
X
L
L
A
X
H
H
L
L
tAS
CON
CC
- E4
CC
E1
falls below V
= 2.0V. The chip enable access time must be
H
H
H
H
CON
L
CON
tEDL
.
PFD
E2
(min). The SRAM should also
H
H
H
H
CON
L
tEDH
Outputs
Table
E3
AI02551
H
H
H
H
CON
L
2.
BAT
OUT
.
value of the
E4
H
H
H
H
CON
L