ft232hq Future Technology Devices International Ltd., ft232hq Datasheet - Page 35

• Manufacturer Part Number: ft232hq
• Description: Ft232h Single Channel Hi- Speed Usb To Multipurpose Uart/fifo Ic
• Manufacturer: Future Technology Devices International Ltd.

Document No.: FT_000288
FT232H SINGLE CHANNEL HI-SPEED USB TO MULTIPURPOSE UART/FIFO IC
Datasheet Version 1.0
Clearance No.: FTDI #199
th
On the first clock edge the command is shifted out for 7 clocks, on the 8
clock cycle a bus turnaround is
required. The bus turnaround is required as the slave may be required to drive the MIOSIO[0] bus with
read data. The data phase occurs in response to the command and so long as SS_n remains active. The
data phase in 1-bit mode requires 8 clock cycles where the MIOSIO[0] signal transfers the requested
write or read data. The MISO signal indicates to the master the success of the transfer with an ACK or
NAK.
The status is reflected through the whole of the data phase and is valid from the first clock edge. If the
master is writing data to the slave, then on the last clock edge before it de-asserts SS_n must tri-state
the MIOSIO[0] signal to enable the bus to be “turned” around as when SS_n becomes inactive the
FT1248 slave shall begin to drive the write buffer status onto the MIOSIO[0] signal. When the SPI slave
is driving the MIOSIO[0] (the master is reading data) no bus turnaround is required as when SS_n
becomes inactive it is required to drive the write buffer status to the FT1248 master.
Copyright © 2011 Future Technology Devices International Limited
35