xr16m2752 Exar Corporation, xr16m2752 Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16m2752
Manufacturer Part Number
xr16m2752
Description
High Performance Duart With 64-byte Fifo
Manufacturer
Exar Corporation
Datasheet
1.XR16M2752.pdf
(51 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16m2752IJ44-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m2752IL32-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
XR16M2752
1.62V TO 3.63V HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
.
A
A2-A0
DDRESS
1 1 1
1 1 1
0 0 0
0 0 0
0 0 1
0 1 0
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
T
EMSR
N
MCR
MSR
FLVL
RHR
THR
FCR
LCR
SPR
R
LSR
ABLE
IER
ISR
AME
EG
8: I
RD/WR
RD/WR Divisor
RD/WR
RD/WR
R
W
WR
WR
WR
RD
RD
RD
RD
RD
EAD
RITE
NTERNAL
/
RX FIFO
RX FIFO
CTS Int.
Enabled
Enable
Trigger
Enable
Global
FIFOs
Pres-
Mode
B
BRG
caler
Error
Input
Sam-
pling
Rate
Bit-7
Bit-7
CD#
Bit-7
Bit-7
16X
IT
0/
0/
-7
R
EGISTERS
RX FIFO
Imd/Dly#
IR Mode
RTS Int.
Enabled
ENable
Trigger
Enable
Set TX
THR &
FIFOs
Empty
Break
B
Inter-
Input
Error
Bit-6
Bit-6
Bit-6
Bit-6
TSR
LSR
rupt.
RI#
IT
0/
0/
-6
16C550 Compatible Registers
D
ESCRIPTION
TX FIFO
Set Par-
XonAny
Xoff Int.
Enable
Source
Trigger
Empty
DSR#
B
Hyst.
Input
Bit-5
Bit-5
Bit-5
THR
Bit-5
Auto
RTS
Bit-5
INT
bit-3
ity
IT
0/
0/
0/
0/
-5
22
TX FIFO
Lopback
Internal
Source
Trigger
Enable
Enable
Break
.
Sleep
Mode
Parity
CTS#
B
Even
Input
Hyst.
Bit-4
Bit-4
Bit-4
Bit-4
Auto
Bit-4
RTS
bit-2
INT
S
RX
IT
0/
0/
0/
HADED BITS ARE ENABLED WHEN
-4
RX Fram-
Inversion
ing Error
Stat. Int.
Modem
Source
Control
Enable
Enable
Enable
RS485
Output
Output
Mode
Parity
OP2#
B
Delta
DMA
Bit-3
Bit-3
Bit-3
Bit-3
Auto
Bit-3
CD#
INT
IT
-3
RX Line
(OP1#)
Enable
Source
Reset
Rsrvd
Parity
Rsrvd
B
FIFO
Delta
Error
Bit-2
Bit-2
Stat.
Bit-2
Stop
Bit-2
Bit-2
INT
Bits
RI#
Int.
RX
TX
IT
-2
Enable
Source
Control
Length
Output
Empty
Reset
DSR#
Rx/Tx
Count
RTS#
Over-
B
FIFO
Word
Delta
FIFO
Error
Bit-1
Bit-1
Bit-1
Bit-1
Bit-1
Bit-1
INT
RX
RX
run
TX
Int
IT
-1
EFR B
Source
Control
Enable
Enable
Length
Output
Ready
FIFOs
DTR#
Rx/Tx
Count
CTS#
B
Word
Delta
FIFO
Bit-0
Bit-0
Data
Bit-0
Bit-0
Data
Bit-0
Bit-0
INT
RX
Int.
RX
IT
IT
-0
-4=1
LCR ≠ 0xBF
LCR ≠ 0xBF
LCR ≠ 0xBF
LCR ≠ 0xBF
FCTR[6]=0
FCTR[6]=1
C
LCR[7]=0
REV. 1.0.0
OMMENT